Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 | /* * Copyright (c) 2019 Intel Corporation * * SPDX-License-Identifier: Apache-2.0 */ #include <xtensa/intel/intel_cavs.dtsi> #include <mem.h> / { cpus { #address-cells = <1>; #size-cells = <0>; cpu0: cpu@0 { device_type = "cpu"; compatible = "cdns,tensilica-xtensa-lx6"; reg = <0>; }; cpu1: cpu@1 { device_type = "cpu"; compatible = "cdns,tensilica-xtensa-lx6"; reg = <1>; }; cpu2: cpu@2 { device_type = "cpu"; compatible = "cdns,tensilica-xtensa-lx6"; reg = <2>; }; cpu3: cpu@3 { device_type = "cpu"; compatible = "cdns,tensilica-xtensa-lx6"; reg = <3>; }; }; sram0: memory@be000000 { device_type = "memory"; compatible = "mmio-sram"; reg = <0xbe000000 DT_SIZE_K(1920)>; }; sram1: memory@be800000 { device_type = "memory"; compatible = "mmio-sram"; reg = <0xbe800000 DT_SIZE_K(64)>; }; sysclk: system-clock { compatible = "fixed-clock"; clock-frequency = <38400000>; #clock-cells = <0>; }; audioclk: audio-clock { compatible = "fixed-clock"; clock-frequency = <24576000>; #clock-cells = <0>; }; pllclk: pll-clock { compatible = "fixed-clock"; clock-frequency = <96000000>; #clock-cells = <0>; }; soc { shim: shim@71f00 { compatible = "intel,cavs-shim"; reg = <0x71f00 0x100>; }; win: win@71a00 { compatible = "intel,cavs-win"; reg = <0x71a00 0x20>; }; sspbase: ssp_base@71c00 { compatible = "intel,cavs-sspbase"; reg = <0x71C00 0x100>; }; l2lm: l2lm@71d00 { compatible = "intel,cavs-l2lm"; reg = <0x71d00 0x20>; }; core_intc: core_intc@0 { compatible = "cdns,xtensa-core-intc"; reg = <0x00 0x400>; interrupt-controller; #interrupt-cells = <3>; }; cavs_host_ipc: cavs_host_ipc@71e00 { compatible = "intel,cavs-host-ipc"; reg = <0x71e00 0x30>; interrupts = <7 0 0>; interrupt-parent = <&cavs0>; }; cavs0: cavs@78800 { compatible = "intel,cavs-intc"; reg = <0x78800 0x10>; interrupt-controller; #interrupt-cells = <3>; interrupts = <6 0 0>; interrupt-parent = <&core_intc>; label = "CAVS_0"; }; cavs1: cavs@78810 { compatible = "intel,cavs-intc"; reg = <0x78810 0x10>; interrupt-controller; #interrupt-cells = <3>; interrupts = <0xA 0 0>; interrupt-parent = <&core_intc>; label = "CAVS_1"; }; cavs2: cavs@78820 { compatible = "intel,cavs-intc"; reg = <0x78820 0x10>; interrupt-controller; #interrupt-cells = <3>; interrupts = <0XD 0 0>; interrupt-parent = <&core_intc>; label = "CAVS_2"; }; cavs3: cavs@78830 { compatible = "intel,cavs-intc"; reg = <0x78830 0x10>; interrupt-controller; #interrupt-cells = <3>; interrupts = <0x10 0 0>; interrupt-parent = <&core_intc>; label = "CAVS_3"; }; idc: idc@1200 { compatible = "intel,cavs-idc"; label = "CAVS_IDC"; reg = <0x1200 0x80>; interrupts = <8 0 0>; interrupt-parent = <&cavs0>; }; tlb: tlb@3000 { compatible = "intel,adsp-tlb"; reg = <0x3000 0x1000>; }; ssp0: ssp@77000 { compatible = "intel,ssp-dai"; #address-cells = <1>; #size-cells = <0>; reg = <0x00077000 0x200 0x00078C00 0x008>; interrupts = <0x01 0 0>; interrupt-parent = <&cavs3>; dmas = <&lpgpdma0 2 &lpgpdma0 3>; dma-names = "tx", "rx"; label = "SSP_0"; status = "okay"; }; ssp1: ssp@77200 { compatible = "intel,ssp-dai"; #address-cells = <1>; #size-cells = <0>; reg = <0x00077200 0x200 0x00078C00 0x008>; interrupts = <0x01 0 0>; interrupt-parent = <&cavs3>; dmas = <&lpgpdma0 4 &lpgpdma0 5>; dma-names = "tx", "rx"; label = "SSP_1"; status = "okay"; }; ssp2: ssp@77400 { compatible = "intel,ssp-dai"; #address-cells = <1>; #size-cells = <0>; reg = <0x00077400 0x200 0x00078C00 0x008>; interrupts = <0x02 0 0>; interrupt-parent = <&cavs3>; dmas = <&lpgpdma0 6 &lpgpdma0 7>; dma-names = "tx", "rx"; label = "SSP_2"; status = "okay"; }; ssp3: ssp@77600 { compatible = "intel,ssp-dai"; #address-cells = <1>; #size-cells = <0>; reg = <0x00077600 0x200 0x00078C00 0x008>; interrupts = <0x03 0 0>; interrupt-parent = <&cavs3>; dmas = <&lpgpdma0 8 &lpgpdma0 9>; dma-names = "tx", "rx"; label = "SSP_3"; status = "okay"; }; ssp4: ssp@77800 { compatible = "intel,ssp-dai"; #address-cells = <1>; #size-cells = <0>; reg = <0x00077800 0x200 0x00078C00 0x008>; interrupts = <0x03 0 0>; interrupt-parent = <&cavs3>; dmas = <&lpgpdma0 10 &lpgpdma0 11>; dma-names = "tx", "rx"; label = "SSP_4"; status = "okay"; }; ssp5: ssp@77a00 { compatible = "intel,ssp-dai"; #address-cells = <1>; #size-cells = <0>; reg = <0x00077A00 0x200 0x00078C00 0x008>; interrupts = <0x03 0 0>; interrupt-parent = <&cavs3>; dmas = <&lpgpdma0 12 &lpgpdma0 13>; dma-names = "tx", "rx"; label = "SSP_5"; status = "okay"; }; }; }; |