Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 | /* * Copyright (c) 2020 ITE Corporation. All Rights Reserved. * Copyright (c) 2019-2020 Jyunlin Chen <jyunlin.chen@ite.com.tw> * * SPDX-License-Identifier: Apache-2.0 */ #include <mem.h> #include <dt-bindings/dt-util.h> #include <dt-bindings/interrupt-controller/ite-intc.h> #include <dt-bindings/i2c/i2c.h> #include <dt-bindings/pinctrl/it8xxx2-pinctrl.h> #include <dt-bindings/pwm/pwm.h> #include <dt-bindings/pwm/it8xxx2_pwm.h> #include <dt-bindings/sensor/it8xxx2_tach.h> #include "it8xxx2-alts-map.dtsi" / { #address-cells = <1>; #size-cells = <1>; cpus { #address-cells = <1>; #size-cells = <0>; cpu0: cpu@0 { compatible = "ite,riscv-ite"; device_type = "cpu"; reg = <0>; cpu-power-states = <&standby>; }; }; power-states { standby: standby { compatible = "zephyr,power-state"; power-state-name = "standby"; min-residency-us = <240000>; }; }; soc { #address-cells = <1>; #size-cells = <1>; ranges; bbram: bb-ram@f02200 { #address-cells = <1>; #size-cells = <1>; compatible = "ite,it8xxx2-bbram"; status = "okay"; reg = <0x00f02200 0xc0>; label = "BBRAM"; }; flashctrl: flash-controller@f01000 { compatible = "ite,it8xxx2-flash-controller"; reg = <0x00f01000 0x100>; label = "fspi"; #address-cells = <1>; #size-cells = <1>; flash0: flash@80000000 { compatible = "soc-nv-flash"; reg = <0x80000000 DT_SIZE_M(1)>; erase-block-size = <4096>; write-block-size = <4>; }; }; pinmuxa: pinmux@f01610 { compatible = "ite,it8xxx2-pinmux"; reg = <0x00f01610 0x0008>; label = "PINMUXA"; func3_gcr = <NO_FUNC NO_FUNC NO_FUNC NO_FUNC 0xf02032 0xf02032 0xf016f0 0xf016f0>; func3_en_mask = <0 0 0 0 0x02 0x02 0x10 0x0C >; func4_gcr = <NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC >; func4_en_mask = <0 0 0 0 0 0 0 0 >; #pinctrl-cells = <2>; }; pinmuxb: pinmux@f01618 { compatible = "ite,it8xxx2-pinmux"; reg = <0x00f01618 0x0008>; label = "PINMUXB"; func3_gcr = <0xf016f5 0xf016f5 NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC 0xf01600>; func3_en_mask = <0x01 0x02 0 0 0 0 0 0x02 >; func4_gcr = <NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC 0xf016f1>; func4_en_mask = <0 0 0 0 0 0 0 0x40 >; #pinctrl-cells = <2>; }; pinmuxc: pinmux@f01620 { compatible = "ite,it8xxx2-pinmux"; reg = <0x00f01620 0x0008>; label = "PINMUXC"; func3_gcr = <NO_FUNC NO_FUNC NO_FUNC 0xf016f0 NO_FUNC 0xf016f0 NO_FUNC 0xf016f3>; func3_en_mask = <0 0 0 0x10 0 0x10 0 0x02 >; func4_gcr = <NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC 0xf016f6>; func4_en_mask = <0 0 0 0 0 0 0 0x80 >; #pinctrl-cells = <2>; }; pinmuxd: pinmux@f01628 { compatible = "ite,it8xxx2-pinmux"; reg = <0x00f01628 0x0008>; label = "PINMUXD"; func3_gcr = <NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC 0xf016f0 NO_FUNC NO_FUNC>; func3_en_mask = <0 0 0 0 0 0x02 0 0 >; func4_gcr = <NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC>; func4_en_mask = <0 0 0 0 0 0 0 0 >; #pinctrl-cells = <2>; }; pinmuxe: pinmux@f01630 { compatible = "ite,it8xxx2-pinmux"; reg = <0x00f01630 0x0008>; label = "PINMUXE"; func3_gcr = <0xf02032 NO_FUNC NO_FUNC NO_FUNC NO_FUNC 0xf016f0 NO_FUNC 0xf02032>; func3_en_mask = <0x01 0 0 0 0 0x08 0 0x01 >; func4_gcr = <0xf016f3 NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC >; func4_en_mask = <0x01 0 0 0 0 0 0 0 >; #pinctrl-cells = <2>; }; pinmuxf: pinmux@f01638 { compatible = "ite,it8xxx2-pinmux"; reg = <0x00f01638 0x0008>; label = "PINMUXF"; func3_gcr = <NO_FUNC NO_FUNC 0xf016f0 0xf016f0 NO_FUNC NO_FUNC 0xf016f1 0xf016f1>; func3_en_mask = <0 0 0x02 0x02 0 0 0x10 0x10 >; func4_gcr = <NO_FUNC NO_FUNC 0xf016f1 0xf016f1 NO_FUNC NO_FUNC NO_FUNC NO_FUNC >; func4_en_mask = <0 0 0x20 0x20 0 0 0 0 >; #pinctrl-cells = <2>; }; pinmuxg: pinmux@f01640 { compatible = "ite,it8xxx2-pinmux"; reg = <0x00f01640 0x0008>; label = "PINMUXG"; func3_gcr = <0xf016f0 0xf016f0 0xf016f0 NO_FUNC NO_FUNC NO_FUNC 0xf016f0 NO_FUNC>; func3_en_mask = <0x20 0x08 0x10 0 0 0 0x02 0 >; func4_gcr = <NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC>; func4_en_mask = <0 0 0 0 0 0 0 0 >; #pinctrl-cells = <2>; }; pinmuxh: pinmux@f01648 { compatible = "ite,it8xxx2-pinmux"; reg = <0x00f01648 0x0008>; label = "PINMUXH"; func3_gcr = <NO_FUNC 0xf016f1 0xf016f1 NO_FUNC NO_FUNC 0xf016f5 0xf016f5 NO_FUNC>; func3_en_mask = <0 0x20 0x20 0 0 0x04 0x08 0 >; func4_gcr = <NO_FUNC 0xf016f5 0xf016f5 NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC>; func4_en_mask = <0 0x04 0x08 0 0 0 0 0 >; #pinctrl-cells = <2>; }; pinmuxi: pinmux@f01650 { compatible = "ite,it8xxx2-pinmux"; reg = <0x00f01650 0x0008>; label = "PINMUXI"; func3_gcr = <NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC 0xf016f0 0xf016f0 0xf016f0>; func3_en_mask = <0 0 0 0 0 0x08 0x08 0x08 >; func4_gcr = <NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC >; func4_en_mask = <0 0 0 0 0 0 0 0 >; #pinctrl-cells = <2>; }; pinmuxj: pinmux@f01658 { compatible = "ite,it8xxx2-pinmux"; reg = <0x00f01658 0x0008>; label = "PINMUXJ"; func3_gcr = <0xf016f4 NO_FUNC 0xf016f4 0xf016f4 0xf016f0 0xf016f0 NO_FUNC NO_FUNC>; func3_en_mask = <0x01 0 0x01 0x02 0x02 0x03 0 0 >; func4_gcr = <NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC>; func4_en_mask = <0 0 0 0 0 0 0 0 >; #pinctrl-cells = <2>; }; pinmuxk: pinmux@f01690 { compatible = "ite,it8xxx2-pinmux"; reg = <0x00f01690 0x0008>; label = "PINMUXK"; func3_gcr = <NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC>; func3_en_mask = <0 0 0 0 0 0 0 0 >; func4_gcr = <NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC>; func4_en_mask = <0 0 0 0 0 0 0 0 >; #pinctrl-cells = <2>; }; pinmuxl: pinmux@f01698 { compatible = "ite,it8xxx2-pinmux"; reg = <0x00f01698 0x0008>; label = "PINMUXL"; func3_gcr = <NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC>; func3_en_mask = <0 0 0 0 0 0 0 0 >; func4_gcr = <NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC>; func4_en_mask = <0 0 0 0 0 0 0 0 >; #pinctrl-cells = <2>; }; pinmuxm: pinmux@f016a0 { compatible = "ite,it8xxx2-pinmux"; reg = <0x00f016a0 0x0008>; label = "PINMUXM"; func3_gcr = <NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC>; func3_en_mask = <0 0 0 0 0 0 0 0 >; func4_gcr = <NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC NO_FUNC>; func4_en_mask = <0 0 0 0 0 0 0 0 >; #pinctrl-cells = <2>; }; sram0: memory@80101000 { compatible = "mmio-sram"; reg = <0x80101000 DT_SIZE_K(56)>; }; intc: interrupt-controller@f03f00 { #interrupt-cells = <2>; compatible = "ite,it8xxx2-intc"; interrupt-controller; reg = <0x00f03f00 0x0100>; }; uart1: uart@f02700 { compatible = "ns16550"; reg = <0x00f02700 0x0020>; status = "disabled"; label = "console"; current-speed = <115200>; clock-frequency = <1804800>; interrupts = <38 IRQ_TYPE_EDGE_RISING>; interrupt-parent = <&intc>; }; uart2: uart@f02800 { compatible = "ns16550"; reg = <0x00f02800 0x0020>; status = "disabled"; label = "UART_2"; current-speed = <460800>; clock-frequency = <1804800>; interrupts = <39 IRQ_TYPE_EDGE_RISING>; interrupt-parent = <&intc>; }; ite_uart1_wrapper: uartwrapper@f02720 { compatible = "ite,it8xxx2-uart"; reg = <0x00f02720 0x0020>; status = "disabled"; label = "UART1_WRAPPER"; port-num = <1>; gpios = <&gpiob 0 0>; uart-dev = <&uart1>; }; ite_uart2_wrapper: uartwrapper@f02820 { compatible = "ite,it8xxx2-uart"; reg = <0x00f02820 0x0020>; status = "disabled"; label = "UART2_WRAPPER"; port-num = <2>; gpios = <&gpioh 1 0>; uart-dev = <&uart2>; }; twd0: watchdog@f01f00 { compatible = "ite,it8xxx2-watchdog"; reg = <0x00f01f00 0x0062>; label = "TWD_0"; interrupts = <IT8XXX2_IRQ_TIMER1 IRQ_TYPE_EDGE_RISING /* Warning timer */ IT8XXX2_IRQ_TIMER2 IRQ_TYPE_EDGE_RISING>; /* One shot timer */ interrupt-parent = <&intc>; }; timer: timer@f01f10 { compatible = "ite,it8xxx2-timer"; reg = <0x00f01f10 0x0052>; label = "TIMER"; interrupts = <IT8XXX2_IRQ_TIMER3 IRQ_TYPE_EDGE_RISING /* Event timer */ IT8XXX2_IRQ_TIMER4 IRQ_TYPE_EDGE_RISING /* Free run timer */ IT8XXX2_IRQ_TIMER5 IRQ_TYPE_EDGE_RISING IT8XXX2_IRQ_TIMER6 IRQ_TYPE_EDGE_RISING IT8XXX2_IRQ_TIMER7 IRQ_TYPE_EDGE_RISING IT8XXX2_IRQ_TIMER8 IRQ_TYPE_EDGE_RISING>; interrupt-parent = <&intc>; }; gpioa: gpio@f01601 { compatible = "ite,it8xxx2-gpio"; reg = <0x00f01601 1 /* GPDR (set) */ 0x00f01610 8 /* GPCR */ 0x00f01661 1 /* GPDMR (get) */ 0x00f01671 1>; /* GPOTR */ ngpios = <8>; label = "GPIO_A"; gpio-controller; interrupts = <IT8XXX2_IRQ_WU91 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU92 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU93 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU80 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU81 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU82 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU83 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU100 IRQ_TYPE_LEVEL_HIGH>; interrupt-parent = <&intc>; #gpio-cells = <2>; }; gpiob: gpio@f01602 { compatible = "ite,it8xxx2-gpio"; reg = <0x00f01602 1 /* GPDR (set) */ 0x00f01618 8 /* GPCR */ 0x00f01662 1 /* GPDMR (get) */ 0x00f01672 1>; /* GPOTR */ ngpios = <8>; label = "GPIO_B"; gpio-controller; interrupts = <IT8XXX2_IRQ_WU101 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU102 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU84 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU103 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU94 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU104 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU105 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU106 IRQ_TYPE_LEVEL_HIGH>; interrupt-parent = <&intc>; wakeup-source; /* WUI53 */ #gpio-cells = <2>; }; gpioc: gpio@f01603 { compatible = "ite,it8xxx2-gpio"; reg = <0x00f01603 1 /* GPDR (set) */ 0x00f01620 8 /* GPCR */ 0x00f01663 1 /* GPDMR (get) */ 0x00f01673 1>; /* GPOTR */ ngpios = <8>; label = "GPIO_C"; gpio-controller; interrupts = <IT8XXX2_IRQ_WU85 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU107 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU95 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU108 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU22 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU109 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU23 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU86 IRQ_TYPE_LEVEL_HIGH>; interrupt-parent = <&intc>; #gpio-cells = <2>; }; gpiod: gpio@f01604 { compatible = "ite,it8xxx2-gpio"; reg = <0x00f01604 1 /* GPDR (set) */ 0x00f01628 8 /* GPCR */ 0x00f01664 1 /* GPDMR (get) */ 0x00f01674 1>; /* GPOTR */ ngpios = <8>; label = "GPIO_D"; gpio-controller; interrupts = <IT8XXX2_IRQ_WU20 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU21 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU24 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU110 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU111 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU112 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU113 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU87 IRQ_TYPE_LEVEL_HIGH>; interrupt-parent = <&intc>; #gpio-cells = <2>; }; gpioe: gpio@f01605 { compatible = "ite,it8xxx2-gpio"; reg = <0x00f01605 1 /* GPDR (set) */ 0x00f01630 8 /* GPCR */ 0x00f01665 1 /* GPDMR (get) */ 0x00f01675 1>; /* GPOTR */ ngpios = <8>; label = "GPIO_E"; gpio-controller; interrupts = <IT8XXX2_IRQ_WU70 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU71 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU72 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU73 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU114 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU40 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU45 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU46 IRQ_TYPE_LEVEL_HIGH>; interrupt-parent = <&intc>; #gpio-cells = <2>; }; gpiof: gpio@f01606 { compatible = "ite,it8xxx2-gpio"; reg = <0x00f01606 1 /* GPDR (set) */ 0x00f01638 8 /* GPCR */ 0x00f01666 1 /* GPDMR (get) */ 0x00f01676 1>; /* GPOTR */ ngpios = <8>; label = "GPIO_F"; gpio-controller; interrupts = <IT8XXX2_IRQ_WU96 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU97 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU98 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU99 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU64 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU65 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU66 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU67 IRQ_TYPE_LEVEL_HIGH>; interrupt-parent = <&intc>; #gpio-cells = <2>; }; gpiog: gpio@f01607 { compatible = "ite,it8xxx2-gpio"; reg = <0x00f01607 1 /* GPDR (set) */ 0x00f01640 8 /* GPCR */ 0x00f01667 1 /* GPDMR (get) */ 0x00f01677 1>; /* GPOTR */ ngpios = <8>; label = "GPIO_G"; gpio-controller; interrupts = <IT8XXX2_IRQ_WU115 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU116 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU117 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU123 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU124 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU125 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU118 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU126 IRQ_TYPE_LEVEL_HIGH>; interrupt-parent = <&intc>; #gpio-cells = <2>; }; gpioh: gpio@f01608 { compatible = "ite,it8xxx2-gpio"; reg = <0x00f01608 1 /* GPDR (set) */ 0x00f01648 8 /* GPCR */ 0x00f01668 1 /* GPDMR (get) */ 0x00f01678 1>; /* GPOTR */ ngpios = <8>; label = "GPIO_H"; gpio-controller; interrupts = <IT8XXX2_IRQ_WU60 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU61 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU62 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU63 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU88 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU89 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU90 IRQ_TYPE_LEVEL_HIGH 0 IRQ_TYPE_LEVEL_HIGH>; interrupt-parent = <&intc>; wakeup-source; /* WUI17 */ #gpio-cells = <2>; }; gpioi: gpio@f01609 { compatible = "ite,it8xxx2-gpio"; reg = <0x00f01609 1 /* GPDR (set) */ 0x00f01650 8 /* GPCR */ 0x00f01669 1 /* GPDMR (get) */ 0x00f01679 1>; /* GPOTR */ ngpios = <8>; label = "GPIO_I"; gpio-controller; interrupts = <IT8XXX2_IRQ_WU119 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU120 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU121 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU122 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU74 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU75 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU76 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU77 IRQ_TYPE_LEVEL_HIGH>; interrupt-parent = <&intc>; #gpio-cells = <2>; }; gpioj: gpio@f0160a { compatible = "ite,it8xxx2-gpio"; reg = <0x00f0160a 1 /* GPDR (set) */ 0x00f01658 8 /* GPCR */ 0x00f0166a 1 /* GPDMR (get) */ 0x00f0167a 1>; /* GPOTR */ ngpios = <8>; label = "GPIO_J"; gpio-controller; interrupts = <IT8XXX2_IRQ_WU128 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU129 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU130 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU131 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU132 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU133 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU134 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU135 IRQ_TYPE_LEVEL_HIGH>; interrupt-parent = <&intc>; #gpio-cells = <2>; }; gpiok: gpio@f0160b { compatible = "ite,it8xxx2-gpio"; reg = <0x00f0160b 1 /* GPDR (set) */ 0x00f01690 8 /* GPCR */ 0x00f0166b 1 /* GPDMR (get) */ 0x00f0167b 1>; /* GPOTR */ ngpios = <8>; label = "GPIO_K"; gpio-controller; interrupts = <IT8XXX2_IRQ_WU50 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU51 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU52 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU53 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU54 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU55 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU56 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU57 IRQ_TYPE_LEVEL_HIGH>; interrupt-parent = <&intc>; #gpio-cells = <2>; }; gpiol: gpio@f0160c { compatible = "ite,it8xxx2-gpio"; reg = <0x00f0160c 1 /* GPDR (set) */ 0x00f01698 8 /* GPCR */ 0x00f0166c 1 /* GPDMR (get) */ 0x00f0167c 1>; /* GPOTR */ ngpios = <8>; label = "GPIO_L"; gpio-controller; interrupts = <IT8XXX2_IRQ_WU136 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU137 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU138 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU139 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU140 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU141 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU142 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU143 IRQ_TYPE_LEVEL_HIGH>; interrupt-parent = <&intc>; #gpio-cells = <2>; }; gpiom: gpio@f0160d { compatible = "ite,it8xxx2-gpio"; reg = <0x00f0160d 1 /* GPDR (set) */ 0x00f016a0 8 /* GPCR */ 0x00f0166d 1 /* GPDMR (get) */ 0x00f0167d 1>; /* GPOTR */ ngpios = <7>; label = "GPIO_M"; gpio-controller; interrupts = <IT8XXX2_IRQ_WU144 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU145 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU146 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU147 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU148 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU149 IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_WU150 IRQ_TYPE_LEVEL_HIGH 0 IRQ_TYPE_LEVEL_HIGH>; interrupt-parent = <&intc>; #gpio-cells = <2>; }; espi0: espi@f03100 { compatible = "ite,it8xxx2-espi"; reg = <0x00f03100 0xd8 /* eSPI slave */ 0x00f03200 0x9a /* eSPI VW */ 0x00f03300 0xd0 /* eSPI Queue 0 */ 0x00f03400 0xc0 /* eSPI Queue 1 */ 0x00f01200 6 /* EC2I bridge */ 0x00f01300 11 /* Host KBC */ 0x00f01500 0x100>; /* Host PMC */ interrupts = <IT8XXX2_IRQ_ESPI IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_ESPI_VW IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_KBC_IBF IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_KBC_OBE IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_PMC1_IBF IRQ_TYPE_LEVEL_HIGH IT8XXX2_IRQ_PCH_P80 IRQ_TYPE_LEVEL_HIGH>; interrupt-parent = <&intc>; label = "ESPI_0"; #address-cells = <1>; #size-cells = <1>; status = "disabled"; }; spi0:spi@f02600 { #address-cells = <1>; #size-cells = <0>; compatible = "ite,it8xxx2-sspi"; reg = <0x00f02600 0x40>; label = "SPI0"; interrupt-parent = <&intc>; interrupts = <37 IRQ_TYPE_EDGE_RISING>; clock-frequency = <115200>; }; spi1:spi@f02640 { #address-cells = <1>; #size-cells = <0>; compatible = "ite,it8xxx2-sspi"; reg = <0x00f02640 0x40>; label = "SPI1"; interrupts = <37 IRQ_TYPE_EDGE_RISING>; interrupt-parent = <&intc>; status = "okay"; }; adc0: adc@f01900 { compatible = "ite,it8xxx2-adc"; reg = <0xf01900 0x45>; interrupts = <8 IRQ_TYPE_NONE>; interrupt-parent = <&intc>; status = "disabled"; label = "ADC_0"; #io-channel-cells = <1>; pinctrl-0 = <&pinctrl_adc0 /* ADC0*/ &pinctrl_adc1 /* ADC1*/ &pinctrl_adc2 /* ADC2*/ &pinctrl_adc3 /* ADC3*/ &pinctrl_adc4 /* ADC4*/ &pinctrl_adc5 /* ADC5*/ &pinctrl_adc6 /* ADC6*/ &pinctrl_adc7>; /* ADC7*/ }; i2c0: i2c@f01c40 { compatible = "ite,it8xxx2-i2c"; #address-cells = <1>; #size-cells = <0>; reg = <0x00f01c40 0x0040>; interrupts = <9 IRQ_TYPE_EDGE_FALLING>; interrupt-parent = <&intc>; status = "disabled"; label = "I2C_0"; port-num = <0>; gpio-dev = <&gpiob>; pinctrl-0 = <&pinctrl_i2c_clk0 /* GPB3 */ &pinctrl_i2c_data0>; /* GPB4 */ }; i2c1: i2c@f01c80 { compatible = "ite,it8xxx2-i2c"; #address-cells = <1>; #size-cells = <0>; reg = <0x00f01c80 0x0040>; interrupts = <10 IRQ_TYPE_EDGE_FALLING>; interrupt-parent = <&intc>; status = "disabled"; label = "I2C_1"; port-num = <1>; gpio-dev = <&gpioc>; pinctrl-0 = <&pinctrl_i2c_clk1 /* GPC1 */ &pinctrl_i2c_data1>; /* GPC2 */ }; i2c2: i2c@f01cc0 { compatible = "ite,it8xxx2-i2c"; #address-cells = <1>; #size-cells = <0>; reg = <0x00f01cc0 0x0040>; interrupts = <16 IRQ_TYPE_EDGE_FALLING>; interrupt-parent = <&intc>; status = "disabled"; label = "I2C_2"; port-num = <2>; gpio-dev = <&gpiof>; pinctrl-0 = <&pinctrl_i2c_clk2 /* GPF6 */ &pinctrl_i2c_data2>; /* GPF7 */ }; i2c3: i2c@f03680 { compatible = "ite,it8xxx2-i2c"; #address-cells = <1>; #size-cells = <0>; reg = <0x00f03680 0x0080>; interrupts = <4 IRQ_TYPE_EDGE_FALLING>; interrupt-parent = <&intc>; status = "disabled"; label = "I2C_3"; port-num = <3>; gpio-dev = <&gpioh>; pinctrl-0 = <&pinctrl_i2c_clk3_gph1 /* GPH1 */ &pinctrl_i2c_data3_gph2>; /* GPH2 */ }; i2c4: i2c@f03500 { compatible = "ite,it8xxx2-i2c"; #address-cells = <1>; #size-cells = <0>; reg = <0x00f03500 0x0080>; interrupts = <152 IRQ_TYPE_EDGE_FALLING>; interrupt-parent = <&intc>; status = "disabled"; label = "I2C_4"; port-num = <4>; gpio-dev = <&gpioe>; pinctrl-0 = <&pinctrl_i2c_clk4 /* GPE0 */ &pinctrl_i2c_data4>; /* GPE7 */ }; i2c5: i2c@f03580 { compatible = "ite,it8xxx2-i2c"; #address-cells = <1>; #size-cells = <0>; reg = <0x00f03580 0x0080>; interrupts = <153 IRQ_TYPE_EDGE_FALLING>; interrupt-parent = <&intc>; status = "disabled"; label = "I2C_5"; port-num = <5>; gpio-dev = <&gpioa>; pinctrl-0 = <&pinctrl_i2c_clk5 /* GPA4 */ &pinctrl_i2c_data5>; /* GPA5 */ }; ecpm: clock-controller@f01e00 { compatible = "ite,it8xxx2-ecpm"; reg = <0x00f01e00 0x11>; reg-names = "ecpm"; label = "EC_PM"; }; prs: pwmprs@f01800 { compatible = "ite,it8xxx2-pwmprs"; reg = <0x00f01800 1>; label = "prescaler"; }; pwm0: pwm@f01802 { compatible = "ite,it8xxx2-pwm"; reg = <0x00f01802 1 /* DCR */ 0x00f0180c 1 /* PCSSG */ 0x00f0180f 1 /* PCSG */ 0x00f0180a 1>; /* PWMPOL */ channel = <PWM_CHANNEL_0>; label = "pwm_0"; status = "disabled"; pwmctrl = <&prs>; pinctrl-0 = <&pinctrl_pwm0>; /* GPA0 */ #pwm-cells = <2>; }; pwm1: pwm@f01803 { compatible = "ite,it8xxx2-pwm"; reg = <0x00f01803 1 /* DCR */ 0x00f0180c 1 /* PCSSG */ 0x00f0180f 1 /* PCSG */ 0x00f0180a 1>; /* PWMPOL */ channel = <PWM_CHANNEL_1>; label = "pwm_1"; status = "disabled"; pwmctrl = <&prs>; pinctrl-0 = <&pinctrl_pwm1>; /* GPA1 */ #pwm-cells = <2>; }; pwm2: pwm@f01804 { compatible = "ite,it8xxx2-pwm"; reg = <0x00f01804 1 /* DCR */ 0x00f0180c 1 /* PCSSG */ 0x00f0180f 1 /* PCSG */ 0x00f0180a 1>; /* PWMPOL */ channel = <PWM_CHANNEL_2>; label = "pwm_2"; status = "disabled"; pwmctrl = <&prs>; pinctrl-0 = <&pinctrl_pwm2>; /* GPA2 */ #pwm-cells = <2>; }; pwm3: pwm@f01805 { compatible = "ite,it8xxx2-pwm"; reg = <0x00f01805 1 /* DCR */ 0x00f0180c 1 /* PCSSG */ 0x00f0180f 1 /* PCSG */ 0x00f0180a 1>; /* PWMPOL */ channel = <PWM_CHANNEL_3>; label = "pwm_3"; status = "disabled"; pwmctrl = <&prs>; pinctrl-0 = <&pinctrl_pwm3>; /* GPA3 */ #pwm-cells = <2>; }; pwm4: pwm@f01806 { compatible = "ite,it8xxx2-pwm"; reg = <0x00f01806 1 /* DCR */ 0x00f0180d 1 /* PCSSG */ 0x00f0180f 1 /* PCSG */ 0x00f0180a 1>; /* PWMPOL */ channel = <PWM_CHANNEL_4>; label = "pwm_4"; status = "disabled"; pwmctrl = <&prs>; pinctrl-0 = <&pinctrl_pwm4>; /* GPA4 */ #pwm-cells = <2>; }; pwm5: pwm@f01807 { compatible = "ite,it8xxx2-pwm"; reg = <0x00f01807 1 /* DCR */ 0x00f0180d 1 /* PCSSG */ 0x00f0180f 1 /* PCSG */ 0x00f0180a 1>; /* PWMPOL */ channel = <PWM_CHANNEL_5>; label = "pwm_5"; status = "disabled"; pwmctrl = <&prs>; pinctrl-0 = <&pinctrl_pwm5>; /* GPA5 */ #pwm-cells = <2>; }; pwm6: pwm@f01808 { compatible = "ite,it8xxx2-pwm"; reg = <0x00f01808 1 /* DCR */ 0x00f0180d 1 /* PCSSG */ 0x00f0180f 1 /* PCSG */ 0x00f0180a 1>; /* PWMPOL */ channel = <PWM_CHANNEL_6>; label = "pwm_6"; status = "disabled"; pwmctrl = <&prs>; pinctrl-0 = <&pinctrl_pwm6>; /* GPA6 */ #pwm-cells = <2>; }; pwm7: pwm@f01809 { compatible = "ite,it8xxx2-pwm"; reg = <0x00f01809 1 /* DCR */ 0x00f0180d 1 /* PCSSG */ 0x00f0180f 1 /* PCSG */ 0x00f0180a 1>; /* PWMPOL */ channel = <PWM_CHANNEL_7>; label = "pwm_7"; status = "disabled"; pwmctrl = <&prs>; pinctrl-0 = <&pinctrl_pwm7>; /* GPA7 */ #pwm-cells = <2>; }; tach0: tach@f0181e { compatible = "ite,it8xxx2-tach"; reg = <0x00f0181e 1 /* F1TLRR */ 0x00f0181f 1 /* F1TMRR */ 0x00f01848 1>; /* TSWCTLR */ dvs-bit = <BIT(3)>; chsel-bit = <BIT(2)>; label = "TACH_0"; status = "disabled"; pinctrl-0 = <&pinctrl_tach0a /* GPD6 */ &pinctrl_tach0b>; /* GPJ2 */ }; tach1: tach@f01820 { compatible = "ite,it8xxx2-tach"; reg = <0x00f01820 1 /* F2TLRR */ 0x00f01821 1 /* F2TMRR */ 0x00f01848 1>; /* TSWCTLR */ dvs-bit = <BIT(1)>; chsel-bit = <BIT(0)>; label = "TACH_1"; status = "disabled"; pinctrl-0 = <&pinctrl_tach1a /* GPD7 */ &pinctrl_tach1b>; /* GPJ3 */ }; gctrl: general-control@f02000 { compatible = "ite,it8xxx2-gctrl"; reg = <0x00f02000 0x100>; label = "GCTRL"; }; kscan0: kscan@f01d00 { compatible = "ite,it8xxx2-kscan"; reg = <0x00f01d00 0x29 0x00f01b02 0x01 /* WUEMR3 */ 0x00f01b06 0x01 /* WUESR3 */ 0x00f01b0a 0x01>; /* WUENR3 */ label = "KSCAN"; interrupt-parent = <&intc>; interrupts = <IT8XXX2_IRQ_WKINTC IRQ_TYPE_LEVEL_HIGH>; status = "disabled"; gpio-dev = <&gpioc>; pinctrl-0 = <&pinctrl_kso16 /* GPC3 */ &pinctrl_kso17>; /* GPC5 */ }; }; }; |