Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 | /* * Copyright (c) 2019, NXP * * SPDX-License-Identifier: Apache-2.0 */ #include <mem.h> #include <arm/armv8-m.dtsi> #include <dt-bindings/gpio/gpio.h> / { aliases{ gpio-0 = &gpio0; gpio-1 = &gpio1; gpio-2 = &gpio2; gpio-3 = &gpio3; spi-8 = &spi8; usart-0 = &usart0; }; cpus { #address-cells = <1>; #size-cells = <0>; cpu@0 { compatible = "arm,cortex-m33f"; reg = <0>; }; cpu@1 { compatible = "arm,cortex-m33"; reg = <1>; }; }; sram0:memory@30000000 { compatible = "mmio-sram"; reg = <0x30000000 DT_SIZE_K(64)>; }; sram1:memory@30010000 { compatible = "mmio-sram"; reg = <0x30010000 DT_SIZE_K(64)>; }; sram2:memory@30020000 { compatible = "mmio-sram"; reg = <0x30020000 DT_SIZE_K(64)>; }; sram3:memory@30030000 { compatible = "mmio-sram"; reg = <0x30030000 DT_SIZE_K(64)>; }; sram4:memory@30040000 { /* Conencted to USB bus*/ compatible = "mmio-sram"; reg = <0x30040000 DT_SIZE_K(16)>; }; sramx:memory@14000000{ /* connected to code bus */ compatible = "mmio-sram"; reg = <0x14000000 DT_SIZE_K(32)>; }; soc { flash-controller@50034000 { compatible = "nxp,lpc-iap"; label = "FLASH_IAP"; reg = <0x50034000 0x18>; #address-cells = <1>; #size-cells = <1>; flash0: flash@10000000 { compatible = "soc-nv-flash"; label = "MCUX_FLASH"; reg = <0x10000000 DT_SIZE_K(630)>; erase-block-size = <512>; write-block-size = <512>; }; flash_reserved:flash@1009D800 { compatible = "soc-nv-flash"; reg = <0x1009D800 DT_SIZE_K(10)>; status = "disabled"; }; boot_rom:flash@13000000 { compatible = "soc-nv-flash"; reg = <0x13000000 DT_SIZE_K(128)>; }; }; usart0:usart@50086000 { compatible = "nxp,lpc-usart"; reg = <0x50086000 0xE44>; interrupts = <14 0>; label = "USART_0"; status = "disabled"; }; gpio0:gpio@0 { compatible = "nxp,lpc-gpio"; reg = <0x5008c000 0x2488>; interrupts = <4 2>,<5 2>,<6 2>,<7 2>; label = "GPIO_0"; gpio-controller; #gpio-cells = <2>; }; gpio1:gpio@1 { compatible = "nxp,lpc-gpio"; reg = <0x5008c000 0x2488>; interrupts = <32 2>,<33 2>,<34 2>,<35 2>; label = "GPIO_1"; gpio-controller; #gpio-cells = <2>; }; gpio2:gpio@2 { compatible = "nxp,lpc-gpio"; reg = <0x5008c000 0x2488>; label = "GPIO_2"; gpio-controller; #gpio-cells = <2>; }; gpio3:gpio@3 { compatible = "nxp,lpc-gpio"; reg = <0x5008c000 0x2488>; label = "GPIO_3"; gpio-controller; #gpio-cells = <2>; }; spi8: spi@5009f000 { compatible = "nxp,lpc-spi"; reg = <0x5009f000 0x1000>; interrupts = <59 0>; label = "SPI_8"; status = "disabled"; #address-cells = <1>; #size-cells = <0>; }; }; }; &nvic { arm,num-irq-priority-bits = <3>; }; |