Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 | /* ST Microelectronics IIS3DHHC accelerometer sensor
*
* Copyright (c) 2019 STMicroelectronics
*
* SPDX-License-Identifier: Apache-2.0
*
* Datasheet:
* https://www.st.com/resource/en/datasheet/iis3dhhc.pdf
*/
#include <string.h>
#include "iis3dhhc.h"
#include <logging/log.h>
#ifdef DT_ST_IIS3DHHC_BUS_SPI
#define IIS3DHHC_SPI_READ (1 << 7)
LOG_MODULE_DECLARE(IIS3DHHC, CONFIG_SENSOR_LOG_LEVEL);
static struct spi_config iis3dhhc_spi_conf = {
.frequency = DT_INST_0_ST_IIS3DHHC_SPI_MAX_FREQUENCY,
.operation = (SPI_OP_MODE_MASTER | SPI_MODE_CPOL |
SPI_MODE_CPHA | SPI_WORD_SET(8) | SPI_LINES_SINGLE),
.slave = DT_INST_0_ST_IIS3DHHC_BASE_ADDRESS,
.cs = NULL,
};
static int iis3dhhc_spi_read(struct iis3dhhc_data *ctx, u8_t reg,
u8_t *data, u16_t len)
{
struct spi_config *spi_cfg = &iis3dhhc_spi_conf;
u8_t buffer_tx[2] = { reg | IIS3DHHC_SPI_READ, 0 };
const struct spi_buf tx_buf = {
.buf = buffer_tx,
.len = 2,
};
const struct spi_buf_set tx = {
.buffers = &tx_buf,
.count = 1
};
const struct spi_buf rx_buf[2] = {
{
.buf = NULL,
.len = 1,
},
{
.buf = data,
.len = len,
}
};
const struct spi_buf_set rx = {
.buffers = rx_buf,
.count = 2
};
if (spi_transceive(ctx->bus, spi_cfg, &tx, &rx)) {
return -EIO;
}
return 0;
}
static int iis3dhhc_spi_write(struct iis3dhhc_data *ctx, u8_t reg,
u8_t *data, u16_t len)
{
struct spi_config *spi_cfg = &iis3dhhc_spi_conf;
u8_t buffer_tx[1] = { reg & ~IIS3DHHC_SPI_READ };
const struct spi_buf tx_buf[2] = {
{
.buf = buffer_tx,
.len = 1,
},
{
.buf = data,
.len = len,
}
};
const struct spi_buf_set tx = {
.buffers = tx_buf,
.count = 2
};
if (spi_write(ctx->bus, spi_cfg, &tx)) {
return -EIO;
}
return 0;
}
stmdev_ctx_t iis3dhhc_spi_ctx = {
.read_reg = (stmdev_read_ptr) iis3dhhc_spi_read,
.write_reg = (stmdev_write_ptr) iis3dhhc_spi_write,
};
int iis3dhhc_spi_init(struct device *dev)
{
struct iis3dhhc_data *data = dev->driver_data;
data->ctx = &iis3dhhc_spi_ctx;
data->ctx->handle = data;
#if defined(DT_INST_0_ST_IIS3DHHC_CS_GPIOS_CONTROLLER)
/* handle SPI CS thru GPIO if it is the case */
data->cs_ctrl.gpio_dev = device_get_binding(
DT_INST_0_ST_IIS3DHHC_CS_GPIOS_CONTROLLER);
if (!data->cs_ctrl.gpio_dev) {
LOG_ERR("Unable to get GPIO SPI CS device");
return -ENODEV;
}
data->cs_ctrl.gpio_pin = DT_INST_0_ST_IIS3DHHC_CS_GPIOS_PIN;
data->cs_ctrl.delay = 0U;
iis3dhhc_spi_conf.cs = &data->cs_ctrl;
LOG_DBG("SPI GPIO CS configured on %s:%u",
DT_INST_0_ST_IIS3DHHC_CS_GPIOS_CONTROLLER,
DT_INST_0_ST_IIS3DHHC_CS_GPIOS_PIN);
#endif
return 0;
}
#endif /* DT_ST_IIS3DHHC_BUS_SPI */
|