Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548 1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585 1586 1587 1588 1589 1590 1591 1592 1593 1594 1595 1596 1597 1598 1599 1600 1601 1602 1603 1604 1605 1606 1607 1608 1609 1610 1611 1612 1613 1614 1615 1616 1617 1618 1619 1620 1621 1622 1623 1624 1625 1626 1627 1628 1629 1630 1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648 1649 1650 1651 1652 1653 1654 1655 1656 1657 1658 1659 1660 1661 1662 1663 1664 1665 1666 1667 1668 1669 1670 1671 1672 1673 1674 1675 1676 1677 1678 1679 1680 1681 1682 1683 1684 1685 1686 1687 1688 1689 1690 1691 1692 1693 1694 1695 1696 1697 1698 1699 1700 1701 1702 1703 1704 1705 1706 1707 1708 1709 1710 1711 1712 1713 1714 1715 1716 1717 1718 1719 1720 1721 1722 1723 1724 1725 1726 1727 1728 1729 1730 1731 1732 1733 1734 1735 1736 1737 1738 1739 1740 1741 1742 1743 1744 1745 1746 1747 1748 1749 1750 1751 1752 1753 1754 1755 1756 1757 1758 1759 1760 1761 1762 1763 1764 1765 1766 1767 1768 1769 1770 1771 1772 1773 1774 1775 1776 1777 1778 1779 1780 1781 1782 1783 1784 1785 1786 1787 1788 1789 1790 1791 1792 1793 1794 1795 1796 1797 1798 1799 1800 1801 1802 1803 1804 1805 1806 1807 1808 1809 1810 1811 1812 1813 1814 1815 1816 1817 1818 1819 1820 1821 1822 1823 1824 1825 1826 1827 1828 1829 1830 1831 1832 1833 1834 1835 1836 1837 1838 1839 1840 1841 1842 1843 1844 1845 1846 1847 1848 1849 1850 1851 1852 1853 1854 1855 1856 1857 1858 1859 1860 1861 1862 1863 1864 1865 1866 1867 1868 1869 1870 1871 1872 1873 1874 1875 1876 1877 1878 1879 1880 1881 1882 1883 1884 1885 1886 1887 1888 1889 1890 1891 1892 1893 1894 1895 1896 1897 1898 1899 1900 1901 1902 1903 1904 1905 1906 1907 1908 1909 1910 1911 1912 1913 1914 1915 1916 1917 1918 1919 1920 1921 1922 1923 1924 1925 1926 1927 1928 1929 1930 1931 1932 1933 1934 1935 1936 1937 1938 1939 1940 1941 1942 1943 1944 1945 1946 1947 1948 1949 1950 1951 1952 1953 1954 1955 1956 1957 1958 1959 1960 1961 1962 1963 1964 1965 1966 1967 1968 1969 1970 1971 1972 1973 1974 1975 1976 1977 1978 1979 1980 1981 1982 1983 1984 1985 1986 1987 1988 1989 1990 1991 1992 1993 1994 1995 1996 1997 1998 1999 2000 2001 2002 2003 2004 2005 2006 2007 2008 2009 2010 2011 2012 2013 2014 2015 2016 2017 2018 2019 2020 2021 2022 2023 2024 2025 2026 2027 2028 2029 2030 2031 2032 2033 2034 2035 2036 2037 2038 2039 2040 2041 2042 2043 2044 2045 2046 2047 2048 2049 2050 2051 2052 2053 2054 2055 2056 2057 2058 2059 2060 2061 2062 2063 2064 2065 2066 2067 2068 2069 2070 2071 2072 2073 2074 2075 2076 2077 2078 2079 2080 2081 2082 2083 2084 2085 2086 2087 2088 2089 2090 2091 2092 2093 2094 2095 2096 2097 2098 2099 2100 2101 2102 2103 2104 2105 2106 2107 2108 2109 2110 2111 2112 2113 2114 2115 2116 2117 2118 2119 2120 2121 2122 2123 2124 2125 2126 2127 2128 2129 2130 2131 2132 2133 2134 2135 2136 2137 2138 2139 2140 2141 2142 2143 2144 2145 2146 2147 2148 2149 2150 2151 2152 2153 2154 2155 2156 2157 2158 2159 2160 2161 2162 2163 2164 2165 2166 2167 2168 2169 2170 2171 2172 2173 2174 2175 2176 2177 2178 2179 2180 2181 2182 2183 2184 2185 2186 2187 2188 2189 2190 2191 2192 2193 2194 2195 2196 2197 2198 2199 2200 2201 2202 2203 2204 2205 2206 2207 2208 2209 2210 2211 2212 2213 2214 2215 2216 2217 2218 2219 2220 2221 2222 2223 2224 2225 2226 2227 2228 2229 2230 2231 2232 2233 2234 2235 2236 2237 2238 2239 2240 2241 2242 2243 2244 2245 2246 2247 2248 2249 2250 2251 2252 2253 2254 2255 2256 2257 2258 2259 2260 2261 2262 2263 2264 2265 2266 2267 2268 2269 2270 2271 2272 2273 2274 2275 2276 2277 2278 2279 2280 2281 2282 2283 2284 2285 2286 2287 2288 2289 2290 2291 2292 2293 2294 2295 2296 2297 2298 2299 2300 2301 2302 2303 2304 2305 2306 2307 2308 2309 2310 2311 2312 2313 2314 2315 2316 2317 2318 2319 2320 2321 2322 2323 2324 2325 2326 2327 2328 2329 2330 2331 2332 2333 2334 2335 2336 2337 2338 2339 2340 2341 2342 2343 2344 2345 2346 2347 2348 2349 2350 2351 2352 2353 2354 2355 2356 2357 2358 2359 2360 2361 2362 2363 2364 2365 2366 2367 2368 2369 2370 2371 2372 2373 2374 2375 2376 2377 2378 2379 2380 2381 2382 2383 2384 2385 2386 2387 2388 2389 2390 2391 2392 2393 2394 2395 2396 2397 2398 2399 2400 2401 2402 2403 2404 2405 2406 2407 2408 2409 2410 2411 2412 2413 2414 2415 2416 2417 2418 2419 2420 2421 2422 2423 2424 2425 2426 2427 2428 2429 2430 2431 2432 2433 2434 2435 2436 2437 2438 2439 2440 2441 2442 2443 2444 2445 2446 2447 2448 2449 2450 2451 2452 2453 2454 2455 2456 2457 2458 2459 2460 2461 2462 2463 2464 2465 2466 2467 2468 2469 2470 2471 2472 2473 2474 2475 2476 2477 2478 2479 2480 2481 2482 2483 2484 2485 2486 2487 2488 2489 2490 2491 2492 2493 2494 2495 2496 2497 2498 2499 2500 2501 2502 2503 2504 2505 2506 2507 2508 2509 2510 2511 2512 2513 2514 2515 2516 2517 2518 2519 2520 2521 2522 2523 2524 2525 2526 2527 2528 2529 2530 2531 2532 2533 2534 2535 2536 2537 2538 2539 2540 2541 2542 2543 2544 2545 2546 2547 2548 2549 2550 2551 2552 2553 2554 2555 2556 2557 2558 2559 2560 2561 2562 2563 2564 2565 2566 2567 2568 2569 2570 2571 2572 2573 2574 2575 2576 2577 2578 2579 2580 2581 2582 2583 2584 2585 2586 2587 2588 2589 2590 2591 2592 2593 2594 2595 2596 2597 2598 2599 2600 2601 2602 2603 2604 2605 2606 2607 2608 2609 2610 2611 2612 2613 2614 2615 2616 2617 2618 2619 2620 2621 2622 2623 2624 2625 2626 2627 2628 2629 2630 2631 2632 2633 2634 2635 2636 2637 2638 2639 2640 2641 2642 2643 2644 2645 2646 2647 2648 2649 2650 2651 2652 2653 2654 2655 2656 2657 2658 2659 2660 2661 2662 2663 2664 2665 2666 2667 2668 2669 2670 2671 2672 2673 2674 2675 2676 2677 2678 2679 2680 2681 2682 2683 2684 2685 2686 2687 2688 2689 2690 2691 2692 2693 2694 2695 2696 2697 2698 2699 2700 2701 2702 2703 2704 2705 2706 2707 2708 2709 2710 2711 2712 2713 2714 2715 2716 2717 2718 2719 2720 2721 2722 2723 2724 2725 2726 2727 2728 2729 2730 2731 2732 2733 2734 2735 2736 2737 2738 2739 2740 2741 2742 2743 2744 2745 2746 2747 2748 2749 2750 2751 2752 2753 2754 2755 2756 2757 2758 2759 2760 2761 2762 2763 2764 2765 2766 2767 2768 2769 2770 2771 2772 2773 2774 2775 2776 2777 2778 2779 2780 2781 2782 2783 2784 2785 2786 2787 2788 2789 2790 2791 2792 2793 2794 2795 2796 2797 2798 2799 2800 2801 2802 2803 2804 2805 2806 2807 2808 2809 2810 2811 2812 2813 2814 2815 2816 2817 2818 2819 2820 2821 2822 2823 2824 2825 2826 2827 2828 2829 2830 2831 2832 2833 2834 2835 2836 2837 2838 2839 2840 2841 2842 2843 2844 2845 2846 2847 2848 2849 2850 2851 2852 2853 2854 2855 2856 2857 2858 2859 2860 2861 2862 2863 2864 2865 2866 2867 2868 2869 2870 2871 2872 2873 2874 2875 2876 2877 2878 2879 2880 2881 2882 2883 2884 2885 2886 2887 2888 2889 2890 2891 2892 2893 2894 2895 2896 2897 2898 2899 2900 2901 2902 2903 2904 2905 2906 2907 2908 2909 2910 2911 2912 2913 2914 2915 2916 2917 2918 2919 2920 2921 2922 2923 2924 2925 2926 2927 2928 2929 2930 2931 2932 2933 2934 2935 2936 2937 2938 2939 2940 2941 2942 2943 2944 2945 2946 2947 2948 2949 2950 2951 2952 2953 2954 2955 2956 2957 2958 2959 2960 2961 2962 2963 2964 2965 2966 2967 2968 2969 2970 2971 2972 2973 2974 2975 2976 2977 2978 2979 2980 2981 2982 2983 2984 2985 2986 2987 2988 2989 2990 2991 2992 2993 2994 2995 2996 2997 2998 2999 3000 3001 3002 3003 3004 3005 3006 3007 3008 3009 3010 3011 3012 3013 3014 3015 3016 3017 3018 3019 3020 3021 3022 3023 3024 3025 3026 3027 3028 3029 3030 3031 3032 3033 3034 3035 3036 3037 3038 3039 3040 3041 3042 3043 3044 3045 3046 3047 3048 3049 3050 3051 3052 3053 3054 3055 3056 3057 3058 3059 3060 3061 3062 3063 3064 3065 3066 3067 3068 3069 3070 3071 3072 3073 3074 3075 3076 3077 3078 3079 3080 3081 3082 3083 3084 3085 3086 3087 3088 3089 3090 3091 3092 3093 3094 3095 3096 3097 3098 3099 3100 3101 3102 3103 3104 3105 3106 3107 3108 3109 3110 3111 3112 3113 3114 3115 3116 3117 3118 3119 3120 3121 3122 3123 3124 3125 3126 3127 3128 3129 3130 3131 3132 3133 3134 3135 3136 3137 3138 3139 3140 3141 3142 3143 3144 3145 3146 3147 3148 3149 3150 3151 3152 3153 3154 3155 3156 3157 3158 3159 3160 3161 3162 3163 3164 3165 3166 3167 3168 3169 3170 3171 3172 3173 3174 3175 | /**
* \file
*
* \brief Component description for MCAN
*
* Copyright (c) 2016 Atmel Corporation, a wholly owned subsidiary of Microchip Technology Inc.
*
* \license_start
*
* \page License
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*
* \license_stop
*
*/
#ifndef _SAME70_MCAN_COMPONENT_H_
#define _SAME70_MCAN_COMPONENT_H_
#define _SAME70_MCAN_COMPONENT_ /**< \deprecated Backward compatibility for ASF */
/** \addtogroup SAME70_MCAN Controller Area Network
* @{
*/
/* ========================================================================== */
/** SOFTWARE API DEFINITION FOR MCAN */
/* ========================================================================== */
#ifndef COMPONENT_TYPEDEF_STYLE
#define COMPONENT_TYPEDEF_STYLE 'R' /**< Defines default style of typedefs for the component header files ('R' = RFO, 'N' = NTO)*/
#endif
#define MCAN_11273 /**< (MCAN) Module ID */
#define REV_MCAN G /**< (MCAN) Module revision */
/* -------- MCAN_CUST : (MCAN Offset: 0x08) (R/W 32) Customer Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t CSV:32; /**< bit: 0..31 Customer-specific Value */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} MCAN_CUST_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define MCAN_CUST_OFFSET (0x08) /**< (MCAN_CUST) Customer Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define MCAN_CUST_CSV_Pos 0 /**< (MCAN_CUST) Customer-specific Value Position */
#define MCAN_CUST_CSV_Msk (0xFFFFFFFFU << MCAN_CUST_CSV_Pos) /**< (MCAN_CUST) Customer-specific Value Mask */
#define MCAN_CUST_CSV(value) (MCAN_CUST_CSV_Msk & ((value) << MCAN_CUST_CSV_Pos))
#define MCAN_CUST_MASK (0xFFFFFFFFU) /**< \deprecated (MCAN_CUST) Register MASK (Use MCAN_CUST_Msk instead) */
#define MCAN_CUST_Msk (0xFFFFFFFFU) /**< (MCAN_CUST) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- MCAN_FBTP : (MCAN Offset: 0x0c) (R/W 32) Fast Bit Timing and Prescaler Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t FSJW:2; /**< bit: 0..1 Fast (Re) Synchronization Jump Width */
uint32_t :2; /**< bit: 2..3 Reserved */
uint32_t FTSEG2:3; /**< bit: 4..6 Fast Time Segment After Sample Point */
uint32_t :1; /**< bit: 7 Reserved */
uint32_t FTSEG1:4; /**< bit: 8..11 Fast Time Segment Before Sample Point */
uint32_t :4; /**< bit: 12..15 Reserved */
uint32_t FBRP:5; /**< bit: 16..20 Fast Baud Rate Prescaler */
uint32_t :2; /**< bit: 21..22 Reserved */
uint32_t TDC:1; /**< bit: 23 Transceiver Delay Compensation */
uint32_t TDCO:5; /**< bit: 24..28 Transceiver Delay Compensation Offset */
uint32_t :3; /**< bit: 29..31 Reserved */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} MCAN_FBTP_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define MCAN_FBTP_OFFSET (0x0C) /**< (MCAN_FBTP) Fast Bit Timing and Prescaler Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define MCAN_FBTP_FSJW_Pos 0 /**< (MCAN_FBTP) Fast (Re) Synchronization Jump Width Position */
#define MCAN_FBTP_FSJW_Msk (0x3U << MCAN_FBTP_FSJW_Pos) /**< (MCAN_FBTP) Fast (Re) Synchronization Jump Width Mask */
#define MCAN_FBTP_FSJW(value) (MCAN_FBTP_FSJW_Msk & ((value) << MCAN_FBTP_FSJW_Pos))
#define MCAN_FBTP_FTSEG2_Pos 4 /**< (MCAN_FBTP) Fast Time Segment After Sample Point Position */
#define MCAN_FBTP_FTSEG2_Msk (0x7U << MCAN_FBTP_FTSEG2_Pos) /**< (MCAN_FBTP) Fast Time Segment After Sample Point Mask */
#define MCAN_FBTP_FTSEG2(value) (MCAN_FBTP_FTSEG2_Msk & ((value) << MCAN_FBTP_FTSEG2_Pos))
#define MCAN_FBTP_FTSEG1_Pos 8 /**< (MCAN_FBTP) Fast Time Segment Before Sample Point Position */
#define MCAN_FBTP_FTSEG1_Msk (0xFU << MCAN_FBTP_FTSEG1_Pos) /**< (MCAN_FBTP) Fast Time Segment Before Sample Point Mask */
#define MCAN_FBTP_FTSEG1(value) (MCAN_FBTP_FTSEG1_Msk & ((value) << MCAN_FBTP_FTSEG1_Pos))
#define MCAN_FBTP_FBRP_Pos 16 /**< (MCAN_FBTP) Fast Baud Rate Prescaler Position */
#define MCAN_FBTP_FBRP_Msk (0x1FU << MCAN_FBTP_FBRP_Pos) /**< (MCAN_FBTP) Fast Baud Rate Prescaler Mask */
#define MCAN_FBTP_FBRP(value) (MCAN_FBTP_FBRP_Msk & ((value) << MCAN_FBTP_FBRP_Pos))
#define MCAN_FBTP_TDC_Pos 23 /**< (MCAN_FBTP) Transceiver Delay Compensation Position */
#define MCAN_FBTP_TDC_Msk (0x1U << MCAN_FBTP_TDC_Pos) /**< (MCAN_FBTP) Transceiver Delay Compensation Mask */
#define MCAN_FBTP_TDC MCAN_FBTP_TDC_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_FBTP_TDC_Msk instead */
#define MCAN_FBTP_TDC_DISABLED_Val (0x0U) /**< (MCAN_FBTP) Transceiver Delay Compensation disabled. */
#define MCAN_FBTP_TDC_ENABLED_Val (0x1U) /**< (MCAN_FBTP) Transceiver Delay Compensation enabled. */
#define MCAN_FBTP_TDC_DISABLED (MCAN_FBTP_TDC_DISABLED_Val << MCAN_FBTP_TDC_Pos) /**< (MCAN_FBTP) Transceiver Delay Compensation disabled. Position */
#define MCAN_FBTP_TDC_ENABLED (MCAN_FBTP_TDC_ENABLED_Val << MCAN_FBTP_TDC_Pos) /**< (MCAN_FBTP) Transceiver Delay Compensation enabled. Position */
#define MCAN_FBTP_TDCO_Pos 24 /**< (MCAN_FBTP) Transceiver Delay Compensation Offset Position */
#define MCAN_FBTP_TDCO_Msk (0x1FU << MCAN_FBTP_TDCO_Pos) /**< (MCAN_FBTP) Transceiver Delay Compensation Offset Mask */
#define MCAN_FBTP_TDCO(value) (MCAN_FBTP_TDCO_Msk & ((value) << MCAN_FBTP_TDCO_Pos))
#define MCAN_FBTP_MASK (0x1F9F0F73U) /**< \deprecated (MCAN_FBTP) Register MASK (Use MCAN_FBTP_Msk instead) */
#define MCAN_FBTP_Msk (0x1F9F0F73U) /**< (MCAN_FBTP) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- MCAN_TEST : (MCAN Offset: 0x10) (R/W 32) Test Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t :4; /**< bit: 0..3 Reserved */
uint32_t LBCK:1; /**< bit: 4 Loop Back Mode (read/write) */
uint32_t TX:2; /**< bit: 5..6 Control of Transmit Pin (read/write) */
uint32_t RX:1; /**< bit: 7 Receive Pin (read-only) */
uint32_t TDCV:6; /**< bit: 8..13 Transceiver Delay Compensation Value (read-only) */
uint32_t :18; /**< bit: 14..31 Reserved */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} MCAN_TEST_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define MCAN_TEST_OFFSET (0x10) /**< (MCAN_TEST) Test Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define MCAN_TEST_LBCK_Pos 4 /**< (MCAN_TEST) Loop Back Mode (read/write) Position */
#define MCAN_TEST_LBCK_Msk (0x1U << MCAN_TEST_LBCK_Pos) /**< (MCAN_TEST) Loop Back Mode (read/write) Mask */
#define MCAN_TEST_LBCK MCAN_TEST_LBCK_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TEST_LBCK_Msk instead */
#define MCAN_TEST_LBCK_DISABLED_Val (0x0U) /**< (MCAN_TEST) Reset value. Loop Back mode is disabled. */
#define MCAN_TEST_LBCK_ENABLED_Val (0x1U) /**< (MCAN_TEST) Loop Back mode is enabled (see Section 1.5.1.9). */
#define MCAN_TEST_LBCK_DISABLED (MCAN_TEST_LBCK_DISABLED_Val << MCAN_TEST_LBCK_Pos) /**< (MCAN_TEST) Reset value. Loop Back mode is disabled. Position */
#define MCAN_TEST_LBCK_ENABLED (MCAN_TEST_LBCK_ENABLED_Val << MCAN_TEST_LBCK_Pos) /**< (MCAN_TEST) Loop Back mode is enabled (see Section 1.5.1.9). Position */
#define MCAN_TEST_TX_Pos 5 /**< (MCAN_TEST) Control of Transmit Pin (read/write) Position */
#define MCAN_TEST_TX_Msk (0x3U << MCAN_TEST_TX_Pos) /**< (MCAN_TEST) Control of Transmit Pin (read/write) Mask */
#define MCAN_TEST_TX(value) (MCAN_TEST_TX_Msk & ((value) << MCAN_TEST_TX_Pos))
#define MCAN_TEST_TX_RESET_Val (0x0U) /**< (MCAN_TEST) Reset value, CANTX controlled by the CAN Core, updated at the end of the CAN bit time. */
#define MCAN_TEST_TX_SAMPLE_POINT_MONITORING_Val (0x1U) /**< (MCAN_TEST) Sample Point can be monitored at pin CANTX. */
#define MCAN_TEST_TX_DOMINANT_Val (0x2U) /**< (MCAN_TEST) Dominant ('0') level at pin CANTX. */
#define MCAN_TEST_TX_RECESSIVE_Val (0x3U) /**< (MCAN_TEST) Recessive ('1') at pin CANTX. */
#define MCAN_TEST_TX_RESET (MCAN_TEST_TX_RESET_Val << MCAN_TEST_TX_Pos) /**< (MCAN_TEST) Reset value, CANTX controlled by the CAN Core, updated at the end of the CAN bit time. Position */
#define MCAN_TEST_TX_SAMPLE_POINT_MONITORING (MCAN_TEST_TX_SAMPLE_POINT_MONITORING_Val << MCAN_TEST_TX_Pos) /**< (MCAN_TEST) Sample Point can be monitored at pin CANTX. Position */
#define MCAN_TEST_TX_DOMINANT (MCAN_TEST_TX_DOMINANT_Val << MCAN_TEST_TX_Pos) /**< (MCAN_TEST) Dominant ('0') level at pin CANTX. Position */
#define MCAN_TEST_TX_RECESSIVE (MCAN_TEST_TX_RECESSIVE_Val << MCAN_TEST_TX_Pos) /**< (MCAN_TEST) Recessive ('1') at pin CANTX. Position */
#define MCAN_TEST_RX_Pos 7 /**< (MCAN_TEST) Receive Pin (read-only) Position */
#define MCAN_TEST_RX_Msk (0x1U << MCAN_TEST_RX_Pos) /**< (MCAN_TEST) Receive Pin (read-only) Mask */
#define MCAN_TEST_RX MCAN_TEST_RX_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TEST_RX_Msk instead */
#define MCAN_TEST_TDCV_Pos 8 /**< (MCAN_TEST) Transceiver Delay Compensation Value (read-only) Position */
#define MCAN_TEST_TDCV_Msk (0x3FU << MCAN_TEST_TDCV_Pos) /**< (MCAN_TEST) Transceiver Delay Compensation Value (read-only) Mask */
#define MCAN_TEST_TDCV(value) (MCAN_TEST_TDCV_Msk & ((value) << MCAN_TEST_TDCV_Pos))
#define MCAN_TEST_MASK (0x3FF0U) /**< \deprecated (MCAN_TEST) Register MASK (Use MCAN_TEST_Msk instead) */
#define MCAN_TEST_Msk (0x3FF0U) /**< (MCAN_TEST) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- MCAN_RWD : (MCAN Offset: 0x14) (R/W 32) RAM Watchdog Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t WDC:8; /**< bit: 0..7 Watchdog Configuration (read/write) */
uint32_t WDV:8; /**< bit: 8..15 Watchdog Value (read-only) */
uint32_t :16; /**< bit: 16..31 Reserved */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} MCAN_RWD_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define MCAN_RWD_OFFSET (0x14) /**< (MCAN_RWD) RAM Watchdog Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define MCAN_RWD_WDC_Pos 0 /**< (MCAN_RWD) Watchdog Configuration (read/write) Position */
#define MCAN_RWD_WDC_Msk (0xFFU << MCAN_RWD_WDC_Pos) /**< (MCAN_RWD) Watchdog Configuration (read/write) Mask */
#define MCAN_RWD_WDC(value) (MCAN_RWD_WDC_Msk & ((value) << MCAN_RWD_WDC_Pos))
#define MCAN_RWD_WDV_Pos 8 /**< (MCAN_RWD) Watchdog Value (read-only) Position */
#define MCAN_RWD_WDV_Msk (0xFFU << MCAN_RWD_WDV_Pos) /**< (MCAN_RWD) Watchdog Value (read-only) Mask */
#define MCAN_RWD_WDV(value) (MCAN_RWD_WDV_Msk & ((value) << MCAN_RWD_WDV_Pos))
#define MCAN_RWD_MASK (0xFFFFU) /**< \deprecated (MCAN_RWD) Register MASK (Use MCAN_RWD_Msk instead) */
#define MCAN_RWD_Msk (0xFFFFU) /**< (MCAN_RWD) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- MCAN_CCCR : (MCAN Offset: 0x18) (R/W 32) CC Control Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t INIT:1; /**< bit: 0 Initialization (read/write) */
uint32_t CCE:1; /**< bit: 1 Configuration Change Enable (read/write, write protection) */
uint32_t ASM:1; /**< bit: 2 Restricted Operation Mode (read/write, write protection against '1') */
uint32_t CSA:1; /**< bit: 3 Clock Stop Acknowledge (read-only) */
uint32_t CSR:1; /**< bit: 4 Clock Stop Request (read/write) */
uint32_t MON:1; /**< bit: 5 Bus Monitoring Mode (read/write, write protection against '1') */
uint32_t DAR:1; /**< bit: 6 Disable Automatic Retransmission (read/write, write protection) */
uint32_t TEST:1; /**< bit: 7 Test Mode Enable (read/write, write protection against '1') */
uint32_t CME:2; /**< bit: 8..9 CAN Mode Enable (read/write, write protection) */
uint32_t CMR:2; /**< bit: 10..11 CAN Mode Request (read/write) */
uint32_t FDO:1; /**< bit: 12 CAN FD Operation (read-only) */
uint32_t FDBS:1; /**< bit: 13 CAN FD Bit Rate Switching (read-only) */
uint32_t TXP:1; /**< bit: 14 Transmit Pause (read/write, write protection) */
uint32_t :17; /**< bit: 15..31 Reserved */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} MCAN_CCCR_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define MCAN_CCCR_OFFSET (0x18) /**< (MCAN_CCCR) CC Control Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define MCAN_CCCR_INIT_Pos 0 /**< (MCAN_CCCR) Initialization (read/write) Position */
#define MCAN_CCCR_INIT_Msk (0x1U << MCAN_CCCR_INIT_Pos) /**< (MCAN_CCCR) Initialization (read/write) Mask */
#define MCAN_CCCR_INIT MCAN_CCCR_INIT_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_CCCR_INIT_Msk instead */
#define MCAN_CCCR_INIT_DISABLED_Val (0x0U) /**< (MCAN_CCCR) Normal operation. */
#define MCAN_CCCR_INIT_ENABLED_Val (0x1U) /**< (MCAN_CCCR) Initialization is started. */
#define MCAN_CCCR_INIT_DISABLED (MCAN_CCCR_INIT_DISABLED_Val << MCAN_CCCR_INIT_Pos) /**< (MCAN_CCCR) Normal operation. Position */
#define MCAN_CCCR_INIT_ENABLED (MCAN_CCCR_INIT_ENABLED_Val << MCAN_CCCR_INIT_Pos) /**< (MCAN_CCCR) Initialization is started. Position */
#define MCAN_CCCR_CCE_Pos 1 /**< (MCAN_CCCR) Configuration Change Enable (read/write, write protection) Position */
#define MCAN_CCCR_CCE_Msk (0x1U << MCAN_CCCR_CCE_Pos) /**< (MCAN_CCCR) Configuration Change Enable (read/write, write protection) Mask */
#define MCAN_CCCR_CCE MCAN_CCCR_CCE_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_CCCR_CCE_Msk instead */
#define MCAN_CCCR_CCE_PROTECTED_Val (0x0U) /**< (MCAN_CCCR) The processor has no write access to the protected configuration registers. */
#define MCAN_CCCR_CCE_CONFIGURABLE_Val (0x1U) /**< (MCAN_CCCR) The processor has write access to the protected configuration registers (while MCAN_CCCR.INIT = '1'). */
#define MCAN_CCCR_CCE_PROTECTED (MCAN_CCCR_CCE_PROTECTED_Val << MCAN_CCCR_CCE_Pos) /**< (MCAN_CCCR) The processor has no write access to the protected configuration registers. Position */
#define MCAN_CCCR_CCE_CONFIGURABLE (MCAN_CCCR_CCE_CONFIGURABLE_Val << MCAN_CCCR_CCE_Pos) /**< (MCAN_CCCR) The processor has write access to the protected configuration registers (while MCAN_CCCR.INIT = '1'). Position */
#define MCAN_CCCR_ASM_Pos 2 /**< (MCAN_CCCR) Restricted Operation Mode (read/write, write protection against '1') Position */
#define MCAN_CCCR_ASM_Msk (0x1U << MCAN_CCCR_ASM_Pos) /**< (MCAN_CCCR) Restricted Operation Mode (read/write, write protection against '1') Mask */
#define MCAN_CCCR_ASM MCAN_CCCR_ASM_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_CCCR_ASM_Msk instead */
#define MCAN_CCCR_ASM_NORMAL_Val (0x0U) /**< (MCAN_CCCR) Normal CAN operation. */
#define MCAN_CCCR_ASM_RESTRICTED_Val (0x1U) /**< (MCAN_CCCR) Restricted operation mode active. */
#define MCAN_CCCR_ASM_NORMAL (MCAN_CCCR_ASM_NORMAL_Val << MCAN_CCCR_ASM_Pos) /**< (MCAN_CCCR) Normal CAN operation. Position */
#define MCAN_CCCR_ASM_RESTRICTED (MCAN_CCCR_ASM_RESTRICTED_Val << MCAN_CCCR_ASM_Pos) /**< (MCAN_CCCR) Restricted operation mode active. Position */
#define MCAN_CCCR_CSA_Pos 3 /**< (MCAN_CCCR) Clock Stop Acknowledge (read-only) Position */
#define MCAN_CCCR_CSA_Msk (0x1U << MCAN_CCCR_CSA_Pos) /**< (MCAN_CCCR) Clock Stop Acknowledge (read-only) Mask */
#define MCAN_CCCR_CSA MCAN_CCCR_CSA_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_CCCR_CSA_Msk instead */
#define MCAN_CCCR_CSR_Pos 4 /**< (MCAN_CCCR) Clock Stop Request (read/write) Position */
#define MCAN_CCCR_CSR_Msk (0x1U << MCAN_CCCR_CSR_Pos) /**< (MCAN_CCCR) Clock Stop Request (read/write) Mask */
#define MCAN_CCCR_CSR MCAN_CCCR_CSR_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_CCCR_CSR_Msk instead */
#define MCAN_CCCR_CSR_NO_CLOCK_STOP_Val (0x0U) /**< (MCAN_CCCR) No clock stop is requested. */
#define MCAN_CCCR_CSR_CLOCK_STOP_Val (0x1U) /**< (MCAN_CCCR) Clock stop requested. When clock stop is requested, first INIT and then CSA will be set after all pend-ing transfer requests have been completed and the CAN bus reached idle. */
#define MCAN_CCCR_CSR_NO_CLOCK_STOP (MCAN_CCCR_CSR_NO_CLOCK_STOP_Val << MCAN_CCCR_CSR_Pos) /**< (MCAN_CCCR) No clock stop is requested. Position */
#define MCAN_CCCR_CSR_CLOCK_STOP (MCAN_CCCR_CSR_CLOCK_STOP_Val << MCAN_CCCR_CSR_Pos) /**< (MCAN_CCCR) Clock stop requested. When clock stop is requested, first INIT and then CSA will be set after all pend-ing transfer requests have been completed and the CAN bus reached idle. Position */
#define MCAN_CCCR_MON_Pos 5 /**< (MCAN_CCCR) Bus Monitoring Mode (read/write, write protection against '1') Position */
#define MCAN_CCCR_MON_Msk (0x1U << MCAN_CCCR_MON_Pos) /**< (MCAN_CCCR) Bus Monitoring Mode (read/write, write protection against '1') Mask */
#define MCAN_CCCR_MON MCAN_CCCR_MON_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_CCCR_MON_Msk instead */
#define MCAN_CCCR_MON_DISABLED_Val (0x0U) /**< (MCAN_CCCR) Bus Monitoring mode is disabled. */
#define MCAN_CCCR_MON_ENABLED_Val (0x1U) /**< (MCAN_CCCR) Bus Monitoring mode is enabled. */
#define MCAN_CCCR_MON_DISABLED (MCAN_CCCR_MON_DISABLED_Val << MCAN_CCCR_MON_Pos) /**< (MCAN_CCCR) Bus Monitoring mode is disabled. Position */
#define MCAN_CCCR_MON_ENABLED (MCAN_CCCR_MON_ENABLED_Val << MCAN_CCCR_MON_Pos) /**< (MCAN_CCCR) Bus Monitoring mode is enabled. Position */
#define MCAN_CCCR_DAR_Pos 6 /**< (MCAN_CCCR) Disable Automatic Retransmission (read/write, write protection) Position */
#define MCAN_CCCR_DAR_Msk (0x1U << MCAN_CCCR_DAR_Pos) /**< (MCAN_CCCR) Disable Automatic Retransmission (read/write, write protection) Mask */
#define MCAN_CCCR_DAR MCAN_CCCR_DAR_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_CCCR_DAR_Msk instead */
#define MCAN_CCCR_DAR_AUTO_RETX_Val (0x0U) /**< (MCAN_CCCR) Automatic retransmission of messages not transmitted successfully enabled. */
#define MCAN_CCCR_DAR_NO_AUTO_RETX_Val (0x1U) /**< (MCAN_CCCR) Automatic retransmission disabled. */
#define MCAN_CCCR_DAR_AUTO_RETX (MCAN_CCCR_DAR_AUTO_RETX_Val << MCAN_CCCR_DAR_Pos) /**< (MCAN_CCCR) Automatic retransmission of messages not transmitted successfully enabled. Position */
#define MCAN_CCCR_DAR_NO_AUTO_RETX (MCAN_CCCR_DAR_NO_AUTO_RETX_Val << MCAN_CCCR_DAR_Pos) /**< (MCAN_CCCR) Automatic retransmission disabled. Position */
#define MCAN_CCCR_TEST_Pos 7 /**< (MCAN_CCCR) Test Mode Enable (read/write, write protection against '1') Position */
#define MCAN_CCCR_TEST_Msk (0x1U << MCAN_CCCR_TEST_Pos) /**< (MCAN_CCCR) Test Mode Enable (read/write, write protection against '1') Mask */
#define MCAN_CCCR_TEST MCAN_CCCR_TEST_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_CCCR_TEST_Msk instead */
#define MCAN_CCCR_TEST_DISABLED_Val (0x0U) /**< (MCAN_CCCR) Normal operation, MCAN_TEST register holds reset values. */
#define MCAN_CCCR_TEST_ENABLED_Val (0x1U) /**< (MCAN_CCCR) Test mode, write access to MCAN_TEST register enabled. */
#define MCAN_CCCR_TEST_DISABLED (MCAN_CCCR_TEST_DISABLED_Val << MCAN_CCCR_TEST_Pos) /**< (MCAN_CCCR) Normal operation, MCAN_TEST register holds reset values. Position */
#define MCAN_CCCR_TEST_ENABLED (MCAN_CCCR_TEST_ENABLED_Val << MCAN_CCCR_TEST_Pos) /**< (MCAN_CCCR) Test mode, write access to MCAN_TEST register enabled. Position */
#define MCAN_CCCR_CME_Pos 8 /**< (MCAN_CCCR) CAN Mode Enable (read/write, write protection) Position */
#define MCAN_CCCR_CME_Msk (0x3U << MCAN_CCCR_CME_Pos) /**< (MCAN_CCCR) CAN Mode Enable (read/write, write protection) Mask */
#define MCAN_CCCR_CME(value) (MCAN_CCCR_CME_Msk & ((value) << MCAN_CCCR_CME_Pos))
#define MCAN_CCCR_CME_ISO11898_1_Val (0x0U) /**< (MCAN_CCCR) CAN operation according to ISO11898-1 enabled */
#define MCAN_CCCR_CME_FD_Val (0x1U) /**< (MCAN_CCCR) CAN FD operation enabled */
#define MCAN_CCCR_CME_ISO11898_1 (MCAN_CCCR_CME_ISO11898_1_Val << MCAN_CCCR_CME_Pos) /**< (MCAN_CCCR) CAN operation according to ISO11898-1 enabled Position */
#define MCAN_CCCR_CME_FD (MCAN_CCCR_CME_FD_Val << MCAN_CCCR_CME_Pos) /**< (MCAN_CCCR) CAN FD operation enabled Position */
#define MCAN_CCCR_CMR_Pos 10 /**< (MCAN_CCCR) CAN Mode Request (read/write) Position */
#define MCAN_CCCR_CMR_Msk (0x3U << MCAN_CCCR_CMR_Pos) /**< (MCAN_CCCR) CAN Mode Request (read/write) Mask */
#define MCAN_CCCR_CMR(value) (MCAN_CCCR_CMR_Msk & ((value) << MCAN_CCCR_CMR_Pos))
#define MCAN_CCCR_CMR_NO_CHANGE_Val (0x0U) /**< (MCAN_CCCR) No mode change */
#define MCAN_CCCR_CMR_FD_Val (0x1U) /**< (MCAN_CCCR) Request CAN FD operation */
#define MCAN_CCCR_CMR_FD_BITRATE_SWITCH_Val (0x2U) /**< (MCAN_CCCR) Request CAN FD operation with bit rate switching */
#define MCAN_CCCR_CMR_ISO11898_1_Val (0x3U) /**< (MCAN_CCCR) Request CAN operation according ISO11898-1 */
#define MCAN_CCCR_CMR_NO_CHANGE (MCAN_CCCR_CMR_NO_CHANGE_Val << MCAN_CCCR_CMR_Pos) /**< (MCAN_CCCR) No mode change Position */
#define MCAN_CCCR_CMR_FD (MCAN_CCCR_CMR_FD_Val << MCAN_CCCR_CMR_Pos) /**< (MCAN_CCCR) Request CAN FD operation Position */
#define MCAN_CCCR_CMR_FD_BITRATE_SWITCH (MCAN_CCCR_CMR_FD_BITRATE_SWITCH_Val << MCAN_CCCR_CMR_Pos) /**< (MCAN_CCCR) Request CAN FD operation with bit rate switching Position */
#define MCAN_CCCR_CMR_ISO11898_1 (MCAN_CCCR_CMR_ISO11898_1_Val << MCAN_CCCR_CMR_Pos) /**< (MCAN_CCCR) Request CAN operation according ISO11898-1 Position */
#define MCAN_CCCR_FDO_Pos 12 /**< (MCAN_CCCR) CAN FD Operation (read-only) Position */
#define MCAN_CCCR_FDO_Msk (0x1U << MCAN_CCCR_FDO_Pos) /**< (MCAN_CCCR) CAN FD Operation (read-only) Mask */
#define MCAN_CCCR_FDO MCAN_CCCR_FDO_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_CCCR_FDO_Msk instead */
#define MCAN_CCCR_FDBS_Pos 13 /**< (MCAN_CCCR) CAN FD Bit Rate Switching (read-only) Position */
#define MCAN_CCCR_FDBS_Msk (0x1U << MCAN_CCCR_FDBS_Pos) /**< (MCAN_CCCR) CAN FD Bit Rate Switching (read-only) Mask */
#define MCAN_CCCR_FDBS MCAN_CCCR_FDBS_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_CCCR_FDBS_Msk instead */
#define MCAN_CCCR_TXP_Pos 14 /**< (MCAN_CCCR) Transmit Pause (read/write, write protection) Position */
#define MCAN_CCCR_TXP_Msk (0x1U << MCAN_CCCR_TXP_Pos) /**< (MCAN_CCCR) Transmit Pause (read/write, write protection) Mask */
#define MCAN_CCCR_TXP MCAN_CCCR_TXP_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_CCCR_TXP_Msk instead */
#define MCAN_CCCR_MASK (0x7FFFU) /**< \deprecated (MCAN_CCCR) Register MASK (Use MCAN_CCCR_Msk instead) */
#define MCAN_CCCR_Msk (0x7FFFU) /**< (MCAN_CCCR) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- MCAN_BTP : (MCAN Offset: 0x1c) (R/W 32) Bit Timing and Prescaler Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t SJW:4; /**< bit: 0..3 (Re) Synchronization Jump Width */
uint32_t TSEG2:4; /**< bit: 4..7 Time Segment After Sample Point */
uint32_t TSEG1:6; /**< bit: 8..13 Time Segment Before Sample Point */
uint32_t :2; /**< bit: 14..15 Reserved */
uint32_t BRP:10; /**< bit: 16..25 Baud Rate Prescaler */
uint32_t :6; /**< bit: 26..31 Reserved */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} MCAN_BTP_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define MCAN_BTP_OFFSET (0x1C) /**< (MCAN_BTP) Bit Timing and Prescaler Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define MCAN_BTP_SJW_Pos 0 /**< (MCAN_BTP) (Re) Synchronization Jump Width Position */
#define MCAN_BTP_SJW_Msk (0xFU << MCAN_BTP_SJW_Pos) /**< (MCAN_BTP) (Re) Synchronization Jump Width Mask */
#define MCAN_BTP_SJW(value) (MCAN_BTP_SJW_Msk & ((value) << MCAN_BTP_SJW_Pos))
#define MCAN_BTP_TSEG2_Pos 4 /**< (MCAN_BTP) Time Segment After Sample Point Position */
#define MCAN_BTP_TSEG2_Msk (0xFU << MCAN_BTP_TSEG2_Pos) /**< (MCAN_BTP) Time Segment After Sample Point Mask */
#define MCAN_BTP_TSEG2(value) (MCAN_BTP_TSEG2_Msk & ((value) << MCAN_BTP_TSEG2_Pos))
#define MCAN_BTP_TSEG1_Pos 8 /**< (MCAN_BTP) Time Segment Before Sample Point Position */
#define MCAN_BTP_TSEG1_Msk (0x3FU << MCAN_BTP_TSEG1_Pos) /**< (MCAN_BTP) Time Segment Before Sample Point Mask */
#define MCAN_BTP_TSEG1(value) (MCAN_BTP_TSEG1_Msk & ((value) << MCAN_BTP_TSEG1_Pos))
#define MCAN_BTP_BRP_Pos 16 /**< (MCAN_BTP) Baud Rate Prescaler Position */
#define MCAN_BTP_BRP_Msk (0x3FFU << MCAN_BTP_BRP_Pos) /**< (MCAN_BTP) Baud Rate Prescaler Mask */
#define MCAN_BTP_BRP(value) (MCAN_BTP_BRP_Msk & ((value) << MCAN_BTP_BRP_Pos))
#define MCAN_BTP_MASK (0x3FF3FFFU) /**< \deprecated (MCAN_BTP) Register MASK (Use MCAN_BTP_Msk instead) */
#define MCAN_BTP_Msk (0x3FF3FFFU) /**< (MCAN_BTP) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- MCAN_TSCC : (MCAN Offset: 0x20) (R/W 32) Timestamp Counter Configuration Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t TSS:2; /**< bit: 0..1 Timestamp Select */
uint32_t :14; /**< bit: 2..15 Reserved */
uint32_t TCP:4; /**< bit: 16..19 Timestamp Counter Prescaler */
uint32_t :12; /**< bit: 20..31 Reserved */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} MCAN_TSCC_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define MCAN_TSCC_OFFSET (0x20) /**< (MCAN_TSCC) Timestamp Counter Configuration Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define MCAN_TSCC_TSS_Pos 0 /**< (MCAN_TSCC) Timestamp Select Position */
#define MCAN_TSCC_TSS_Msk (0x3U << MCAN_TSCC_TSS_Pos) /**< (MCAN_TSCC) Timestamp Select Mask */
#define MCAN_TSCC_TSS(value) (MCAN_TSCC_TSS_Msk & ((value) << MCAN_TSCC_TSS_Pos))
#define MCAN_TSCC_TSS_ALWAYS_0_Val (0x0U) /**< (MCAN_TSCC) Timestamp counter value always 0x0000 */
#define MCAN_TSCC_TSS_TCP_INC_Val (0x1U) /**< (MCAN_TSCC) Timestamp counter value incremented according to TCP */
#define MCAN_TSCC_TSS_EXT_TIMESTAMP_Val (0x2U) /**< (MCAN_TSCC) External timestamp counter value used */
#define MCAN_TSCC_TSS_ALWAYS_0 (MCAN_TSCC_TSS_ALWAYS_0_Val << MCAN_TSCC_TSS_Pos) /**< (MCAN_TSCC) Timestamp counter value always 0x0000 Position */
#define MCAN_TSCC_TSS_TCP_INC (MCAN_TSCC_TSS_TCP_INC_Val << MCAN_TSCC_TSS_Pos) /**< (MCAN_TSCC) Timestamp counter value incremented according to TCP Position */
#define MCAN_TSCC_TSS_EXT_TIMESTAMP (MCAN_TSCC_TSS_EXT_TIMESTAMP_Val << MCAN_TSCC_TSS_Pos) /**< (MCAN_TSCC) External timestamp counter value used Position */
#define MCAN_TSCC_TCP_Pos 16 /**< (MCAN_TSCC) Timestamp Counter Prescaler Position */
#define MCAN_TSCC_TCP_Msk (0xFU << MCAN_TSCC_TCP_Pos) /**< (MCAN_TSCC) Timestamp Counter Prescaler Mask */
#define MCAN_TSCC_TCP(value) (MCAN_TSCC_TCP_Msk & ((value) << MCAN_TSCC_TCP_Pos))
#define MCAN_TSCC_MASK (0xF0003U) /**< \deprecated (MCAN_TSCC) Register MASK (Use MCAN_TSCC_Msk instead) */
#define MCAN_TSCC_Msk (0xF0003U) /**< (MCAN_TSCC) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- MCAN_TSCV : (MCAN Offset: 0x24) (R/W 32) Timestamp Counter Value Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t TSC:16; /**< bit: 0..15 Timestamp Counter (cleared on write) */
uint32_t :16; /**< bit: 16..31 Reserved */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} MCAN_TSCV_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define MCAN_TSCV_OFFSET (0x24) /**< (MCAN_TSCV) Timestamp Counter Value Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define MCAN_TSCV_TSC_Pos 0 /**< (MCAN_TSCV) Timestamp Counter (cleared on write) Position */
#define MCAN_TSCV_TSC_Msk (0xFFFFU << MCAN_TSCV_TSC_Pos) /**< (MCAN_TSCV) Timestamp Counter (cleared on write) Mask */
#define MCAN_TSCV_TSC(value) (MCAN_TSCV_TSC_Msk & ((value) << MCAN_TSCV_TSC_Pos))
#define MCAN_TSCV_MASK (0xFFFFU) /**< \deprecated (MCAN_TSCV) Register MASK (Use MCAN_TSCV_Msk instead) */
#define MCAN_TSCV_Msk (0xFFFFU) /**< (MCAN_TSCV) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- MCAN_TOCC : (MCAN Offset: 0x28) (R/W 32) Timeout Counter Configuration Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t ETOC:1; /**< bit: 0 Enable Timeout Counter */
uint32_t TOS:2; /**< bit: 1..2 Timeout Select */
uint32_t :13; /**< bit: 3..15 Reserved */
uint32_t TOP:16; /**< bit: 16..31 Timeout Period */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} MCAN_TOCC_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define MCAN_TOCC_OFFSET (0x28) /**< (MCAN_TOCC) Timeout Counter Configuration Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define MCAN_TOCC_ETOC_Pos 0 /**< (MCAN_TOCC) Enable Timeout Counter Position */
#define MCAN_TOCC_ETOC_Msk (0x1U << MCAN_TOCC_ETOC_Pos) /**< (MCAN_TOCC) Enable Timeout Counter Mask */
#define MCAN_TOCC_ETOC MCAN_TOCC_ETOC_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TOCC_ETOC_Msk instead */
#define MCAN_TOCC_ETOC_NO_TIMEOUT_Val (0x0U) /**< (MCAN_TOCC) Timeout Counter disabled. */
#define MCAN_TOCC_ETOC_TOS_CONTROLLED_Val (0x1U) /**< (MCAN_TOCC) Timeout Counter enabled. */
#define MCAN_TOCC_ETOC_NO_TIMEOUT (MCAN_TOCC_ETOC_NO_TIMEOUT_Val << MCAN_TOCC_ETOC_Pos) /**< (MCAN_TOCC) Timeout Counter disabled. Position */
#define MCAN_TOCC_ETOC_TOS_CONTROLLED (MCAN_TOCC_ETOC_TOS_CONTROLLED_Val << MCAN_TOCC_ETOC_Pos) /**< (MCAN_TOCC) Timeout Counter enabled. Position */
#define MCAN_TOCC_TOS_Pos 1 /**< (MCAN_TOCC) Timeout Select Position */
#define MCAN_TOCC_TOS_Msk (0x3U << MCAN_TOCC_TOS_Pos) /**< (MCAN_TOCC) Timeout Select Mask */
#define MCAN_TOCC_TOS(value) (MCAN_TOCC_TOS_Msk & ((value) << MCAN_TOCC_TOS_Pos))
#define MCAN_TOCC_TOS_CONTINUOUS_Val (0x0U) /**< (MCAN_TOCC) Continuous operation */
#define MCAN_TOCC_TOS_TX_EV_TIMEOUT_Val (0x1U) /**< (MCAN_TOCC) Timeout controlled by Tx Event FIFO */
#define MCAN_TOCC_TOS_RX0_EV_TIMEOUT_Val (0x2U) /**< (MCAN_TOCC) Timeout controlled by Receive FIFO 0 */
#define MCAN_TOCC_TOS_RX1_EV_TIMEOUT_Val (0x3U) /**< (MCAN_TOCC) Timeout controlled by Receive FIFO 1 */
#define MCAN_TOCC_TOS_CONTINUOUS (MCAN_TOCC_TOS_CONTINUOUS_Val << MCAN_TOCC_TOS_Pos) /**< (MCAN_TOCC) Continuous operation Position */
#define MCAN_TOCC_TOS_TX_EV_TIMEOUT (MCAN_TOCC_TOS_TX_EV_TIMEOUT_Val << MCAN_TOCC_TOS_Pos) /**< (MCAN_TOCC) Timeout controlled by Tx Event FIFO Position */
#define MCAN_TOCC_TOS_RX0_EV_TIMEOUT (MCAN_TOCC_TOS_RX0_EV_TIMEOUT_Val << MCAN_TOCC_TOS_Pos) /**< (MCAN_TOCC) Timeout controlled by Receive FIFO 0 Position */
#define MCAN_TOCC_TOS_RX1_EV_TIMEOUT (MCAN_TOCC_TOS_RX1_EV_TIMEOUT_Val << MCAN_TOCC_TOS_Pos) /**< (MCAN_TOCC) Timeout controlled by Receive FIFO 1 Position */
#define MCAN_TOCC_TOP_Pos 16 /**< (MCAN_TOCC) Timeout Period Position */
#define MCAN_TOCC_TOP_Msk (0xFFFFU << MCAN_TOCC_TOP_Pos) /**< (MCAN_TOCC) Timeout Period Mask */
#define MCAN_TOCC_TOP(value) (MCAN_TOCC_TOP_Msk & ((value) << MCAN_TOCC_TOP_Pos))
#define MCAN_TOCC_MASK (0xFFFF0007U) /**< \deprecated (MCAN_TOCC) Register MASK (Use MCAN_TOCC_Msk instead) */
#define MCAN_TOCC_Msk (0xFFFF0007U) /**< (MCAN_TOCC) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- MCAN_TOCV : (MCAN Offset: 0x2c) (R/W 32) Timeout Counter Value Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t TOC:16; /**< bit: 0..15 Timeout Counter (cleared on write) */
uint32_t :16; /**< bit: 16..31 Reserved */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} MCAN_TOCV_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define MCAN_TOCV_OFFSET (0x2C) /**< (MCAN_TOCV) Timeout Counter Value Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define MCAN_TOCV_TOC_Pos 0 /**< (MCAN_TOCV) Timeout Counter (cleared on write) Position */
#define MCAN_TOCV_TOC_Msk (0xFFFFU << MCAN_TOCV_TOC_Pos) /**< (MCAN_TOCV) Timeout Counter (cleared on write) Mask */
#define MCAN_TOCV_TOC(value) (MCAN_TOCV_TOC_Msk & ((value) << MCAN_TOCV_TOC_Pos))
#define MCAN_TOCV_MASK (0xFFFFU) /**< \deprecated (MCAN_TOCV) Register MASK (Use MCAN_TOCV_Msk instead) */
#define MCAN_TOCV_Msk (0xFFFFU) /**< (MCAN_TOCV) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- MCAN_ECR : (MCAN Offset: 0x40) (R/ 32) Error Counter Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t TEC:8; /**< bit: 0..7 Transmit Error Counter */
uint32_t REC:7; /**< bit: 8..14 Receive Error Counter */
uint32_t RP:1; /**< bit: 15 Receive Error Passive */
uint32_t CEL:8; /**< bit: 16..23 CAN Error Logging (cleared on read) */
uint32_t :8; /**< bit: 24..31 Reserved */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} MCAN_ECR_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define MCAN_ECR_OFFSET (0x40) /**< (MCAN_ECR) Error Counter Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define MCAN_ECR_TEC_Pos 0 /**< (MCAN_ECR) Transmit Error Counter Position */
#define MCAN_ECR_TEC_Msk (0xFFU << MCAN_ECR_TEC_Pos) /**< (MCAN_ECR) Transmit Error Counter Mask */
#define MCAN_ECR_TEC(value) (MCAN_ECR_TEC_Msk & ((value) << MCAN_ECR_TEC_Pos))
#define MCAN_ECR_REC_Pos 8 /**< (MCAN_ECR) Receive Error Counter Position */
#define MCAN_ECR_REC_Msk (0x7FU << MCAN_ECR_REC_Pos) /**< (MCAN_ECR) Receive Error Counter Mask */
#define MCAN_ECR_REC(value) (MCAN_ECR_REC_Msk & ((value) << MCAN_ECR_REC_Pos))
#define MCAN_ECR_RP_Pos 15 /**< (MCAN_ECR) Receive Error Passive Position */
#define MCAN_ECR_RP_Msk (0x1U << MCAN_ECR_RP_Pos) /**< (MCAN_ECR) Receive Error Passive Mask */
#define MCAN_ECR_RP MCAN_ECR_RP_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_ECR_RP_Msk instead */
#define MCAN_ECR_CEL_Pos 16 /**< (MCAN_ECR) CAN Error Logging (cleared on read) Position */
#define MCAN_ECR_CEL_Msk (0xFFU << MCAN_ECR_CEL_Pos) /**< (MCAN_ECR) CAN Error Logging (cleared on read) Mask */
#define MCAN_ECR_CEL(value) (MCAN_ECR_CEL_Msk & ((value) << MCAN_ECR_CEL_Pos))
#define MCAN_ECR_MASK (0xFFFFFFU) /**< \deprecated (MCAN_ECR) Register MASK (Use MCAN_ECR_Msk instead) */
#define MCAN_ECR_Msk (0xFFFFFFU) /**< (MCAN_ECR) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- MCAN_PSR : (MCAN Offset: 0x44) (R/ 32) Protocol Status Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t LEC:3; /**< bit: 0..2 Last Error Code (set to 111 on read) */
uint32_t ACT:2; /**< bit: 3..4 Activity */
uint32_t EP:1; /**< bit: 5 Error Passive */
uint32_t EW:1; /**< bit: 6 Warning Status */
uint32_t BO:1; /**< bit: 7 Bus_Off Status */
uint32_t FLEC:3; /**< bit: 8..10 Fast Last Error Code (set to 111 on read) */
uint32_t RESI:1; /**< bit: 11 ESI Flag of Last Received CAN FD Message (cleared on read) */
uint32_t RBRS:1; /**< bit: 12 BRS Flag of Last Received CAN FD Message (cleared on read) */
uint32_t REDL:1; /**< bit: 13 Received a CAN FD Message (cleared on read) */
uint32_t :18; /**< bit: 14..31 Reserved */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} MCAN_PSR_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define MCAN_PSR_OFFSET (0x44) /**< (MCAN_PSR) Protocol Status Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define MCAN_PSR_LEC_Pos 0 /**< (MCAN_PSR) Last Error Code (set to 111 on read) Position */
#define MCAN_PSR_LEC_Msk (0x7U << MCAN_PSR_LEC_Pos) /**< (MCAN_PSR) Last Error Code (set to 111 on read) Mask */
#define MCAN_PSR_LEC(value) (MCAN_PSR_LEC_Msk & ((value) << MCAN_PSR_LEC_Pos))
#define MCAN_PSR_LEC_NO_ERROR_Val (0x0U) /**< (MCAN_PSR) No error occurred since LEC has been reset by successful reception or transmission. */
#define MCAN_PSR_LEC_STUFF_ERROR_Val (0x1U) /**< (MCAN_PSR) More than 5 equal bits in a sequence have occurred in a part of a received message where this is not allowed. */
#define MCAN_PSR_LEC_FORM_ERROR_Val (0x2U) /**< (MCAN_PSR) A fixed format part of a received frame has the wrong format. */
#define MCAN_PSR_LEC_ACK_ERROR_Val (0x3U) /**< (MCAN_PSR) The message transmitted by the MCAN was not acknowledged by another node. */
#define MCAN_PSR_LEC_BIT1_ERROR_Val (0x4U) /**< (MCAN_PSR) During the transmission of a message (with the exception of the arbitration field), the device wanted to send a recessive level (bit of logical value '1'), but the monitored bus value was dominant. */
#define MCAN_PSR_LEC_BIT0_ERROR_Val (0x5U) /**< (MCAN_PSR) During the transmission of a message (or acknowledge bit, or active error flag, or overload flag), the device wanted to send a dominant level (data or identifier bit logical value '0'), but the monitored bus value was recessive. During Bus_Off recovery this status is set each time a sequence of 11 recessive bits has been monitored. This enables the processor to monitor the proceeding of the Bus_Off recovery sequence (indicating the bus is not stuck at dominant or continuously disturbed). */
#define MCAN_PSR_LEC_CRC_ERROR_Val (0x6U) /**< (MCAN_PSR) The CRC check sum of a received message was incorrect. The CRC of an incoming message does not match with the CRC calculated from the received data. */
#define MCAN_PSR_LEC_NO_CHANGE_Val (0x7U) /**< (MCAN_PSR) Any read access to the Protocol Status Register re-initializes the LEC to '7'. When the LEC shows the value '7', no CAN bus event was detected since the last processor read access to the Protocol Status Register. */
#define MCAN_PSR_LEC_NO_ERROR (MCAN_PSR_LEC_NO_ERROR_Val << MCAN_PSR_LEC_Pos) /**< (MCAN_PSR) No error occurred since LEC has been reset by successful reception or transmission. Position */
#define MCAN_PSR_LEC_STUFF_ERROR (MCAN_PSR_LEC_STUFF_ERROR_Val << MCAN_PSR_LEC_Pos) /**< (MCAN_PSR) More than 5 equal bits in a sequence have occurred in a part of a received message where this is not allowed. Position */
#define MCAN_PSR_LEC_FORM_ERROR (MCAN_PSR_LEC_FORM_ERROR_Val << MCAN_PSR_LEC_Pos) /**< (MCAN_PSR) A fixed format part of a received frame has the wrong format. Position */
#define MCAN_PSR_LEC_ACK_ERROR (MCAN_PSR_LEC_ACK_ERROR_Val << MCAN_PSR_LEC_Pos) /**< (MCAN_PSR) The message transmitted by the MCAN was not acknowledged by another node. Position */
#define MCAN_PSR_LEC_BIT1_ERROR (MCAN_PSR_LEC_BIT1_ERROR_Val << MCAN_PSR_LEC_Pos) /**< (MCAN_PSR) During the transmission of a message (with the exception of the arbitration field), the device wanted to send a recessive level (bit of logical value '1'), but the monitored bus value was dominant. Position */
#define MCAN_PSR_LEC_BIT0_ERROR (MCAN_PSR_LEC_BIT0_ERROR_Val << MCAN_PSR_LEC_Pos) /**< (MCAN_PSR) During the transmission of a message (or acknowledge bit, or active error flag, or overload flag), the device wanted to send a dominant level (data or identifier bit logical value '0'), but the monitored bus value was recessive. During Bus_Off recovery this status is set each time a sequence of 11 recessive bits has been monitored. This enables the processor to monitor the proceeding of the Bus_Off recovery sequence (indicating the bus is not stuck at dominant or continuously disturbed). Position */
#define MCAN_PSR_LEC_CRC_ERROR (MCAN_PSR_LEC_CRC_ERROR_Val << MCAN_PSR_LEC_Pos) /**< (MCAN_PSR) The CRC check sum of a received message was incorrect. The CRC of an incoming message does not match with the CRC calculated from the received data. Position */
#define MCAN_PSR_LEC_NO_CHANGE (MCAN_PSR_LEC_NO_CHANGE_Val << MCAN_PSR_LEC_Pos) /**< (MCAN_PSR) Any read access to the Protocol Status Register re-initializes the LEC to '7'. When the LEC shows the value '7', no CAN bus event was detected since the last processor read access to the Protocol Status Register. Position */
#define MCAN_PSR_ACT_Pos 3 /**< (MCAN_PSR) Activity Position */
#define MCAN_PSR_ACT_Msk (0x3U << MCAN_PSR_ACT_Pos) /**< (MCAN_PSR) Activity Mask */
#define MCAN_PSR_ACT(value) (MCAN_PSR_ACT_Msk & ((value) << MCAN_PSR_ACT_Pos))
#define MCAN_PSR_ACT_SYNCHRONIZING_Val (0x0U) /**< (MCAN_PSR) Node is synchronizing on CAN communication */
#define MCAN_PSR_ACT_IDLE_Val (0x1U) /**< (MCAN_PSR) Node is neither receiver nor transmitter */
#define MCAN_PSR_ACT_RECEIVER_Val (0x2U) /**< (MCAN_PSR) Node is operating as receiver */
#define MCAN_PSR_ACT_TRANSMITTER_Val (0x3U) /**< (MCAN_PSR) Node is operating as transmitter */
#define MCAN_PSR_ACT_SYNCHRONIZING (MCAN_PSR_ACT_SYNCHRONIZING_Val << MCAN_PSR_ACT_Pos) /**< (MCAN_PSR) Node is synchronizing on CAN communication Position */
#define MCAN_PSR_ACT_IDLE (MCAN_PSR_ACT_IDLE_Val << MCAN_PSR_ACT_Pos) /**< (MCAN_PSR) Node is neither receiver nor transmitter Position */
#define MCAN_PSR_ACT_RECEIVER (MCAN_PSR_ACT_RECEIVER_Val << MCAN_PSR_ACT_Pos) /**< (MCAN_PSR) Node is operating as receiver Position */
#define MCAN_PSR_ACT_TRANSMITTER (MCAN_PSR_ACT_TRANSMITTER_Val << MCAN_PSR_ACT_Pos) /**< (MCAN_PSR) Node is operating as transmitter Position */
#define MCAN_PSR_EP_Pos 5 /**< (MCAN_PSR) Error Passive Position */
#define MCAN_PSR_EP_Msk (0x1U << MCAN_PSR_EP_Pos) /**< (MCAN_PSR) Error Passive Mask */
#define MCAN_PSR_EP MCAN_PSR_EP_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_PSR_EP_Msk instead */
#define MCAN_PSR_EW_Pos 6 /**< (MCAN_PSR) Warning Status Position */
#define MCAN_PSR_EW_Msk (0x1U << MCAN_PSR_EW_Pos) /**< (MCAN_PSR) Warning Status Mask */
#define MCAN_PSR_EW MCAN_PSR_EW_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_PSR_EW_Msk instead */
#define MCAN_PSR_BO_Pos 7 /**< (MCAN_PSR) Bus_Off Status Position */
#define MCAN_PSR_BO_Msk (0x1U << MCAN_PSR_BO_Pos) /**< (MCAN_PSR) Bus_Off Status Mask */
#define MCAN_PSR_BO MCAN_PSR_BO_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_PSR_BO_Msk instead */
#define MCAN_PSR_FLEC_Pos 8 /**< (MCAN_PSR) Fast Last Error Code (set to 111 on read) Position */
#define MCAN_PSR_FLEC_Msk (0x7U << MCAN_PSR_FLEC_Pos) /**< (MCAN_PSR) Fast Last Error Code (set to 111 on read) Mask */
#define MCAN_PSR_FLEC(value) (MCAN_PSR_FLEC_Msk & ((value) << MCAN_PSR_FLEC_Pos))
#define MCAN_PSR_RESI_Pos 11 /**< (MCAN_PSR) ESI Flag of Last Received CAN FD Message (cleared on read) Position */
#define MCAN_PSR_RESI_Msk (0x1U << MCAN_PSR_RESI_Pos) /**< (MCAN_PSR) ESI Flag of Last Received CAN FD Message (cleared on read) Mask */
#define MCAN_PSR_RESI MCAN_PSR_RESI_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_PSR_RESI_Msk instead */
#define MCAN_PSR_RBRS_Pos 12 /**< (MCAN_PSR) BRS Flag of Last Received CAN FD Message (cleared on read) Position */
#define MCAN_PSR_RBRS_Msk (0x1U << MCAN_PSR_RBRS_Pos) /**< (MCAN_PSR) BRS Flag of Last Received CAN FD Message (cleared on read) Mask */
#define MCAN_PSR_RBRS MCAN_PSR_RBRS_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_PSR_RBRS_Msk instead */
#define MCAN_PSR_REDL_Pos 13 /**< (MCAN_PSR) Received a CAN FD Message (cleared on read) Position */
#define MCAN_PSR_REDL_Msk (0x1U << MCAN_PSR_REDL_Pos) /**< (MCAN_PSR) Received a CAN FD Message (cleared on read) Mask */
#define MCAN_PSR_REDL MCAN_PSR_REDL_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_PSR_REDL_Msk instead */
#define MCAN_PSR_MASK (0x3FFFU) /**< \deprecated (MCAN_PSR) Register MASK (Use MCAN_PSR_Msk instead) */
#define MCAN_PSR_Msk (0x3FFFU) /**< (MCAN_PSR) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- MCAN_IR : (MCAN Offset: 0x50) (R/W 32) Interrupt Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t RF0N:1; /**< bit: 0 Receive FIFO 0 New Message */
uint32_t RF0W:1; /**< bit: 1 Receive FIFO 0 Watermark Reached */
uint32_t RF0F:1; /**< bit: 2 Receive FIFO 0 Full */
uint32_t RF0L:1; /**< bit: 3 Receive FIFO 0 Message Lost */
uint32_t RF1N:1; /**< bit: 4 Receive FIFO 1 New Message */
uint32_t RF1W:1; /**< bit: 5 Receive FIFO 1 Watermark Reached */
uint32_t RF1F:1; /**< bit: 6 Receive FIFO 1 Full */
uint32_t RF1L:1; /**< bit: 7 Receive FIFO 1 Message Lost */
uint32_t HPM:1; /**< bit: 8 High Priority Message */
uint32_t TC:1; /**< bit: 9 Transmission Completed */
uint32_t TCF:1; /**< bit: 10 Transmission Cancellation Finished */
uint32_t TFE:1; /**< bit: 11 Tx FIFO Empty */
uint32_t TEFN:1; /**< bit: 12 Tx Event FIFO New Entry */
uint32_t TEFW:1; /**< bit: 13 Tx Event FIFO Watermark Reached */
uint32_t TEFF:1; /**< bit: 14 Tx Event FIFO Full */
uint32_t TEFL:1; /**< bit: 15 Tx Event FIFO Element Lost */
uint32_t TSW:1; /**< bit: 16 Timestamp Wraparound */
uint32_t MRAF:1; /**< bit: 17 Message RAM Access Failure */
uint32_t TOO:1; /**< bit: 18 Timeout Occurred */
uint32_t DRX:1; /**< bit: 19 Message stored to Dedicated Receive Buffer */
uint32_t :2; /**< bit: 20..21 Reserved */
uint32_t ELO:1; /**< bit: 22 Error Logging Overflow */
uint32_t EP:1; /**< bit: 23 Error Passive */
uint32_t EW:1; /**< bit: 24 Warning Status */
uint32_t BO:1; /**< bit: 25 Bus_Off Status */
uint32_t WDI:1; /**< bit: 26 Watchdog Interrupt */
uint32_t CRCE:1; /**< bit: 27 CRC Error */
uint32_t BE:1; /**< bit: 28 Bit Error */
uint32_t ACKE:1; /**< bit: 29 Acknowledge Error */
uint32_t FOE:1; /**< bit: 30 Format Error */
uint32_t STE:1; /**< bit: 31 Stuff Error */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} MCAN_IR_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define MCAN_IR_OFFSET (0x50) /**< (MCAN_IR) Interrupt Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define MCAN_IR_RF0N_Pos 0 /**< (MCAN_IR) Receive FIFO 0 New Message Position */
#define MCAN_IR_RF0N_Msk (0x1U << MCAN_IR_RF0N_Pos) /**< (MCAN_IR) Receive FIFO 0 New Message Mask */
#define MCAN_IR_RF0N MCAN_IR_RF0N_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IR_RF0N_Msk instead */
#define MCAN_IR_RF0W_Pos 1 /**< (MCAN_IR) Receive FIFO 0 Watermark Reached Position */
#define MCAN_IR_RF0W_Msk (0x1U << MCAN_IR_RF0W_Pos) /**< (MCAN_IR) Receive FIFO 0 Watermark Reached Mask */
#define MCAN_IR_RF0W MCAN_IR_RF0W_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IR_RF0W_Msk instead */
#define MCAN_IR_RF0F_Pos 2 /**< (MCAN_IR) Receive FIFO 0 Full Position */
#define MCAN_IR_RF0F_Msk (0x1U << MCAN_IR_RF0F_Pos) /**< (MCAN_IR) Receive FIFO 0 Full Mask */
#define MCAN_IR_RF0F MCAN_IR_RF0F_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IR_RF0F_Msk instead */
#define MCAN_IR_RF0L_Pos 3 /**< (MCAN_IR) Receive FIFO 0 Message Lost Position */
#define MCAN_IR_RF0L_Msk (0x1U << MCAN_IR_RF0L_Pos) /**< (MCAN_IR) Receive FIFO 0 Message Lost Mask */
#define MCAN_IR_RF0L MCAN_IR_RF0L_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IR_RF0L_Msk instead */
#define MCAN_IR_RF1N_Pos 4 /**< (MCAN_IR) Receive FIFO 1 New Message Position */
#define MCAN_IR_RF1N_Msk (0x1U << MCAN_IR_RF1N_Pos) /**< (MCAN_IR) Receive FIFO 1 New Message Mask */
#define MCAN_IR_RF1N MCAN_IR_RF1N_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IR_RF1N_Msk instead */
#define MCAN_IR_RF1W_Pos 5 /**< (MCAN_IR) Receive FIFO 1 Watermark Reached Position */
#define MCAN_IR_RF1W_Msk (0x1U << MCAN_IR_RF1W_Pos) /**< (MCAN_IR) Receive FIFO 1 Watermark Reached Mask */
#define MCAN_IR_RF1W MCAN_IR_RF1W_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IR_RF1W_Msk instead */
#define MCAN_IR_RF1F_Pos 6 /**< (MCAN_IR) Receive FIFO 1 Full Position */
#define MCAN_IR_RF1F_Msk (0x1U << MCAN_IR_RF1F_Pos) /**< (MCAN_IR) Receive FIFO 1 Full Mask */
#define MCAN_IR_RF1F MCAN_IR_RF1F_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IR_RF1F_Msk instead */
#define MCAN_IR_RF1L_Pos 7 /**< (MCAN_IR) Receive FIFO 1 Message Lost Position */
#define MCAN_IR_RF1L_Msk (0x1U << MCAN_IR_RF1L_Pos) /**< (MCAN_IR) Receive FIFO 1 Message Lost Mask */
#define MCAN_IR_RF1L MCAN_IR_RF1L_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IR_RF1L_Msk instead */
#define MCAN_IR_HPM_Pos 8 /**< (MCAN_IR) High Priority Message Position */
#define MCAN_IR_HPM_Msk (0x1U << MCAN_IR_HPM_Pos) /**< (MCAN_IR) High Priority Message Mask */
#define MCAN_IR_HPM MCAN_IR_HPM_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IR_HPM_Msk instead */
#define MCAN_IR_TC_Pos 9 /**< (MCAN_IR) Transmission Completed Position */
#define MCAN_IR_TC_Msk (0x1U << MCAN_IR_TC_Pos) /**< (MCAN_IR) Transmission Completed Mask */
#define MCAN_IR_TC MCAN_IR_TC_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IR_TC_Msk instead */
#define MCAN_IR_TCF_Pos 10 /**< (MCAN_IR) Transmission Cancellation Finished Position */
#define MCAN_IR_TCF_Msk (0x1U << MCAN_IR_TCF_Pos) /**< (MCAN_IR) Transmission Cancellation Finished Mask */
#define MCAN_IR_TCF MCAN_IR_TCF_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IR_TCF_Msk instead */
#define MCAN_IR_TFE_Pos 11 /**< (MCAN_IR) Tx FIFO Empty Position */
#define MCAN_IR_TFE_Msk (0x1U << MCAN_IR_TFE_Pos) /**< (MCAN_IR) Tx FIFO Empty Mask */
#define MCAN_IR_TFE MCAN_IR_TFE_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IR_TFE_Msk instead */
#define MCAN_IR_TEFN_Pos 12 /**< (MCAN_IR) Tx Event FIFO New Entry Position */
#define MCAN_IR_TEFN_Msk (0x1U << MCAN_IR_TEFN_Pos) /**< (MCAN_IR) Tx Event FIFO New Entry Mask */
#define MCAN_IR_TEFN MCAN_IR_TEFN_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IR_TEFN_Msk instead */
#define MCAN_IR_TEFW_Pos 13 /**< (MCAN_IR) Tx Event FIFO Watermark Reached Position */
#define MCAN_IR_TEFW_Msk (0x1U << MCAN_IR_TEFW_Pos) /**< (MCAN_IR) Tx Event FIFO Watermark Reached Mask */
#define MCAN_IR_TEFW MCAN_IR_TEFW_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IR_TEFW_Msk instead */
#define MCAN_IR_TEFF_Pos 14 /**< (MCAN_IR) Tx Event FIFO Full Position */
#define MCAN_IR_TEFF_Msk (0x1U << MCAN_IR_TEFF_Pos) /**< (MCAN_IR) Tx Event FIFO Full Mask */
#define MCAN_IR_TEFF MCAN_IR_TEFF_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IR_TEFF_Msk instead */
#define MCAN_IR_TEFL_Pos 15 /**< (MCAN_IR) Tx Event FIFO Element Lost Position */
#define MCAN_IR_TEFL_Msk (0x1U << MCAN_IR_TEFL_Pos) /**< (MCAN_IR) Tx Event FIFO Element Lost Mask */
#define MCAN_IR_TEFL MCAN_IR_TEFL_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IR_TEFL_Msk instead */
#define MCAN_IR_TSW_Pos 16 /**< (MCAN_IR) Timestamp Wraparound Position */
#define MCAN_IR_TSW_Msk (0x1U << MCAN_IR_TSW_Pos) /**< (MCAN_IR) Timestamp Wraparound Mask */
#define MCAN_IR_TSW MCAN_IR_TSW_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IR_TSW_Msk instead */
#define MCAN_IR_MRAF_Pos 17 /**< (MCAN_IR) Message RAM Access Failure Position */
#define MCAN_IR_MRAF_Msk (0x1U << MCAN_IR_MRAF_Pos) /**< (MCAN_IR) Message RAM Access Failure Mask */
#define MCAN_IR_MRAF MCAN_IR_MRAF_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IR_MRAF_Msk instead */
#define MCAN_IR_TOO_Pos 18 /**< (MCAN_IR) Timeout Occurred Position */
#define MCAN_IR_TOO_Msk (0x1U << MCAN_IR_TOO_Pos) /**< (MCAN_IR) Timeout Occurred Mask */
#define MCAN_IR_TOO MCAN_IR_TOO_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IR_TOO_Msk instead */
#define MCAN_IR_DRX_Pos 19 /**< (MCAN_IR) Message stored to Dedicated Receive Buffer Position */
#define MCAN_IR_DRX_Msk (0x1U << MCAN_IR_DRX_Pos) /**< (MCAN_IR) Message stored to Dedicated Receive Buffer Mask */
#define MCAN_IR_DRX MCAN_IR_DRX_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IR_DRX_Msk instead */
#define MCAN_IR_ELO_Pos 22 /**< (MCAN_IR) Error Logging Overflow Position */
#define MCAN_IR_ELO_Msk (0x1U << MCAN_IR_ELO_Pos) /**< (MCAN_IR) Error Logging Overflow Mask */
#define MCAN_IR_ELO MCAN_IR_ELO_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IR_ELO_Msk instead */
#define MCAN_IR_EP_Pos 23 /**< (MCAN_IR) Error Passive Position */
#define MCAN_IR_EP_Msk (0x1U << MCAN_IR_EP_Pos) /**< (MCAN_IR) Error Passive Mask */
#define MCAN_IR_EP MCAN_IR_EP_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IR_EP_Msk instead */
#define MCAN_IR_EW_Pos 24 /**< (MCAN_IR) Warning Status Position */
#define MCAN_IR_EW_Msk (0x1U << MCAN_IR_EW_Pos) /**< (MCAN_IR) Warning Status Mask */
#define MCAN_IR_EW MCAN_IR_EW_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IR_EW_Msk instead */
#define MCAN_IR_BO_Pos 25 /**< (MCAN_IR) Bus_Off Status Position */
#define MCAN_IR_BO_Msk (0x1U << MCAN_IR_BO_Pos) /**< (MCAN_IR) Bus_Off Status Mask */
#define MCAN_IR_BO MCAN_IR_BO_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IR_BO_Msk instead */
#define MCAN_IR_WDI_Pos 26 /**< (MCAN_IR) Watchdog Interrupt Position */
#define MCAN_IR_WDI_Msk (0x1U << MCAN_IR_WDI_Pos) /**< (MCAN_IR) Watchdog Interrupt Mask */
#define MCAN_IR_WDI MCAN_IR_WDI_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IR_WDI_Msk instead */
#define MCAN_IR_CRCE_Pos 27 /**< (MCAN_IR) CRC Error Position */
#define MCAN_IR_CRCE_Msk (0x1U << MCAN_IR_CRCE_Pos) /**< (MCAN_IR) CRC Error Mask */
#define MCAN_IR_CRCE MCAN_IR_CRCE_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IR_CRCE_Msk instead */
#define MCAN_IR_BE_Pos 28 /**< (MCAN_IR) Bit Error Position */
#define MCAN_IR_BE_Msk (0x1U << MCAN_IR_BE_Pos) /**< (MCAN_IR) Bit Error Mask */
#define MCAN_IR_BE MCAN_IR_BE_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IR_BE_Msk instead */
#define MCAN_IR_ACKE_Pos 29 /**< (MCAN_IR) Acknowledge Error Position */
#define MCAN_IR_ACKE_Msk (0x1U << MCAN_IR_ACKE_Pos) /**< (MCAN_IR) Acknowledge Error Mask */
#define MCAN_IR_ACKE MCAN_IR_ACKE_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IR_ACKE_Msk instead */
#define MCAN_IR_FOE_Pos 30 /**< (MCAN_IR) Format Error Position */
#define MCAN_IR_FOE_Msk (0x1U << MCAN_IR_FOE_Pos) /**< (MCAN_IR) Format Error Mask */
#define MCAN_IR_FOE MCAN_IR_FOE_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IR_FOE_Msk instead */
#define MCAN_IR_STE_Pos 31 /**< (MCAN_IR) Stuff Error Position */
#define MCAN_IR_STE_Msk (0x1U << MCAN_IR_STE_Pos) /**< (MCAN_IR) Stuff Error Mask */
#define MCAN_IR_STE MCAN_IR_STE_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IR_STE_Msk instead */
#define MCAN_IR_MASK (0xFFCFFFFFU) /**< \deprecated (MCAN_IR) Register MASK (Use MCAN_IR_Msk instead) */
#define MCAN_IR_Msk (0xFFCFFFFFU) /**< (MCAN_IR) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- MCAN_IE : (MCAN Offset: 0x54) (R/W 32) Interrupt Enable Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t RF0NE:1; /**< bit: 0 Receive FIFO 0 New Message Interrupt Enable */
uint32_t RF0WE:1; /**< bit: 1 Receive FIFO 0 Watermark Reached Interrupt Enable */
uint32_t RF0FE:1; /**< bit: 2 Receive FIFO 0 Full Interrupt Enable */
uint32_t RF0LE:1; /**< bit: 3 Receive FIFO 0 Message Lost Interrupt Enable */
uint32_t RF1NE:1; /**< bit: 4 Receive FIFO 1 New Message Interrupt Enable */
uint32_t RF1WE:1; /**< bit: 5 Receive FIFO 1 Watermark Reached Interrupt Enable */
uint32_t RF1FE:1; /**< bit: 6 Receive FIFO 1 Full Interrupt Enable */
uint32_t RF1LE:1; /**< bit: 7 Receive FIFO 1 Message Lost Interrupt Enable */
uint32_t HPME:1; /**< bit: 8 High Priority Message Interrupt Enable */
uint32_t TCE:1; /**< bit: 9 Transmission Completed Interrupt Enable */
uint32_t TCFE:1; /**< bit: 10 Transmission Cancellation Finished Interrupt Enable */
uint32_t TFEE:1; /**< bit: 11 Tx FIFO Empty Interrupt Enable */
uint32_t TEFNE:1; /**< bit: 12 Tx Event FIFO New Entry Interrupt Enable */
uint32_t TEFWE:1; /**< bit: 13 Tx Event FIFO Watermark Reached Interrupt Enable */
uint32_t TEFFE:1; /**< bit: 14 Tx Event FIFO Full Interrupt Enable */
uint32_t TEFLE:1; /**< bit: 15 Tx Event FIFO Event Lost Interrupt Enable */
uint32_t TSWE:1; /**< bit: 16 Timestamp Wraparound Interrupt Enable */
uint32_t MRAFE:1; /**< bit: 17 Message RAM Access Failure Interrupt Enable */
uint32_t TOOE:1; /**< bit: 18 Timeout Occurred Interrupt Enable */
uint32_t DRXE:1; /**< bit: 19 Message stored to Dedicated Receive Buffer Interrupt Enable */
uint32_t :2; /**< bit: 20..21 Reserved */
uint32_t ELOE:1; /**< bit: 22 Error Logging Overflow Interrupt Enable */
uint32_t EPE:1; /**< bit: 23 Error Passive Interrupt Enable */
uint32_t EWE:1; /**< bit: 24 Warning Status Interrupt Enable */
uint32_t BOE:1; /**< bit: 25 Bus_Off Status Interrupt Enable */
uint32_t WDIE:1; /**< bit: 26 Watchdog Interrupt Enable */
uint32_t CRCEE:1; /**< bit: 27 CRC Error Interrupt Enable */
uint32_t BEE:1; /**< bit: 28 Bit Error Interrupt Enable */
uint32_t ACKEE:1; /**< bit: 29 Acknowledge Error Interrupt Enable */
uint32_t FOEE:1; /**< bit: 30 Format Error Interrupt Enable */
uint32_t STEE:1; /**< bit: 31 Stuff Error Interrupt Enable */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} MCAN_IE_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define MCAN_IE_OFFSET (0x54) /**< (MCAN_IE) Interrupt Enable Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define MCAN_IE_RF0NE_Pos 0 /**< (MCAN_IE) Receive FIFO 0 New Message Interrupt Enable Position */
#define MCAN_IE_RF0NE_Msk (0x1U << MCAN_IE_RF0NE_Pos) /**< (MCAN_IE) Receive FIFO 0 New Message Interrupt Enable Mask */
#define MCAN_IE_RF0NE MCAN_IE_RF0NE_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IE_RF0NE_Msk instead */
#define MCAN_IE_RF0WE_Pos 1 /**< (MCAN_IE) Receive FIFO 0 Watermark Reached Interrupt Enable Position */
#define MCAN_IE_RF0WE_Msk (0x1U << MCAN_IE_RF0WE_Pos) /**< (MCAN_IE) Receive FIFO 0 Watermark Reached Interrupt Enable Mask */
#define MCAN_IE_RF0WE MCAN_IE_RF0WE_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IE_RF0WE_Msk instead */
#define MCAN_IE_RF0FE_Pos 2 /**< (MCAN_IE) Receive FIFO 0 Full Interrupt Enable Position */
#define MCAN_IE_RF0FE_Msk (0x1U << MCAN_IE_RF0FE_Pos) /**< (MCAN_IE) Receive FIFO 0 Full Interrupt Enable Mask */
#define MCAN_IE_RF0FE MCAN_IE_RF0FE_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IE_RF0FE_Msk instead */
#define MCAN_IE_RF0LE_Pos 3 /**< (MCAN_IE) Receive FIFO 0 Message Lost Interrupt Enable Position */
#define MCAN_IE_RF0LE_Msk (0x1U << MCAN_IE_RF0LE_Pos) /**< (MCAN_IE) Receive FIFO 0 Message Lost Interrupt Enable Mask */
#define MCAN_IE_RF0LE MCAN_IE_RF0LE_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IE_RF0LE_Msk instead */
#define MCAN_IE_RF1NE_Pos 4 /**< (MCAN_IE) Receive FIFO 1 New Message Interrupt Enable Position */
#define MCAN_IE_RF1NE_Msk (0x1U << MCAN_IE_RF1NE_Pos) /**< (MCAN_IE) Receive FIFO 1 New Message Interrupt Enable Mask */
#define MCAN_IE_RF1NE MCAN_IE_RF1NE_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IE_RF1NE_Msk instead */
#define MCAN_IE_RF1WE_Pos 5 /**< (MCAN_IE) Receive FIFO 1 Watermark Reached Interrupt Enable Position */
#define MCAN_IE_RF1WE_Msk (0x1U << MCAN_IE_RF1WE_Pos) /**< (MCAN_IE) Receive FIFO 1 Watermark Reached Interrupt Enable Mask */
#define MCAN_IE_RF1WE MCAN_IE_RF1WE_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IE_RF1WE_Msk instead */
#define MCAN_IE_RF1FE_Pos 6 /**< (MCAN_IE) Receive FIFO 1 Full Interrupt Enable Position */
#define MCAN_IE_RF1FE_Msk (0x1U << MCAN_IE_RF1FE_Pos) /**< (MCAN_IE) Receive FIFO 1 Full Interrupt Enable Mask */
#define MCAN_IE_RF1FE MCAN_IE_RF1FE_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IE_RF1FE_Msk instead */
#define MCAN_IE_RF1LE_Pos 7 /**< (MCAN_IE) Receive FIFO 1 Message Lost Interrupt Enable Position */
#define MCAN_IE_RF1LE_Msk (0x1U << MCAN_IE_RF1LE_Pos) /**< (MCAN_IE) Receive FIFO 1 Message Lost Interrupt Enable Mask */
#define MCAN_IE_RF1LE MCAN_IE_RF1LE_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IE_RF1LE_Msk instead */
#define MCAN_IE_HPME_Pos 8 /**< (MCAN_IE) High Priority Message Interrupt Enable Position */
#define MCAN_IE_HPME_Msk (0x1U << MCAN_IE_HPME_Pos) /**< (MCAN_IE) High Priority Message Interrupt Enable Mask */
#define MCAN_IE_HPME MCAN_IE_HPME_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IE_HPME_Msk instead */
#define MCAN_IE_TCE_Pos 9 /**< (MCAN_IE) Transmission Completed Interrupt Enable Position */
#define MCAN_IE_TCE_Msk (0x1U << MCAN_IE_TCE_Pos) /**< (MCAN_IE) Transmission Completed Interrupt Enable Mask */
#define MCAN_IE_TCE MCAN_IE_TCE_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IE_TCE_Msk instead */
#define MCAN_IE_TCFE_Pos 10 /**< (MCAN_IE) Transmission Cancellation Finished Interrupt Enable Position */
#define MCAN_IE_TCFE_Msk (0x1U << MCAN_IE_TCFE_Pos) /**< (MCAN_IE) Transmission Cancellation Finished Interrupt Enable Mask */
#define MCAN_IE_TCFE MCAN_IE_TCFE_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IE_TCFE_Msk instead */
#define MCAN_IE_TFEE_Pos 11 /**< (MCAN_IE) Tx FIFO Empty Interrupt Enable Position */
#define MCAN_IE_TFEE_Msk (0x1U << MCAN_IE_TFEE_Pos) /**< (MCAN_IE) Tx FIFO Empty Interrupt Enable Mask */
#define MCAN_IE_TFEE MCAN_IE_TFEE_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IE_TFEE_Msk instead */
#define MCAN_IE_TEFNE_Pos 12 /**< (MCAN_IE) Tx Event FIFO New Entry Interrupt Enable Position */
#define MCAN_IE_TEFNE_Msk (0x1U << MCAN_IE_TEFNE_Pos) /**< (MCAN_IE) Tx Event FIFO New Entry Interrupt Enable Mask */
#define MCAN_IE_TEFNE MCAN_IE_TEFNE_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IE_TEFNE_Msk instead */
#define MCAN_IE_TEFWE_Pos 13 /**< (MCAN_IE) Tx Event FIFO Watermark Reached Interrupt Enable Position */
#define MCAN_IE_TEFWE_Msk (0x1U << MCAN_IE_TEFWE_Pos) /**< (MCAN_IE) Tx Event FIFO Watermark Reached Interrupt Enable Mask */
#define MCAN_IE_TEFWE MCAN_IE_TEFWE_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IE_TEFWE_Msk instead */
#define MCAN_IE_TEFFE_Pos 14 /**< (MCAN_IE) Tx Event FIFO Full Interrupt Enable Position */
#define MCAN_IE_TEFFE_Msk (0x1U << MCAN_IE_TEFFE_Pos) /**< (MCAN_IE) Tx Event FIFO Full Interrupt Enable Mask */
#define MCAN_IE_TEFFE MCAN_IE_TEFFE_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IE_TEFFE_Msk instead */
#define MCAN_IE_TEFLE_Pos 15 /**< (MCAN_IE) Tx Event FIFO Event Lost Interrupt Enable Position */
#define MCAN_IE_TEFLE_Msk (0x1U << MCAN_IE_TEFLE_Pos) /**< (MCAN_IE) Tx Event FIFO Event Lost Interrupt Enable Mask */
#define MCAN_IE_TEFLE MCAN_IE_TEFLE_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IE_TEFLE_Msk instead */
#define MCAN_IE_TSWE_Pos 16 /**< (MCAN_IE) Timestamp Wraparound Interrupt Enable Position */
#define MCAN_IE_TSWE_Msk (0x1U << MCAN_IE_TSWE_Pos) /**< (MCAN_IE) Timestamp Wraparound Interrupt Enable Mask */
#define MCAN_IE_TSWE MCAN_IE_TSWE_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IE_TSWE_Msk instead */
#define MCAN_IE_MRAFE_Pos 17 /**< (MCAN_IE) Message RAM Access Failure Interrupt Enable Position */
#define MCAN_IE_MRAFE_Msk (0x1U << MCAN_IE_MRAFE_Pos) /**< (MCAN_IE) Message RAM Access Failure Interrupt Enable Mask */
#define MCAN_IE_MRAFE MCAN_IE_MRAFE_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IE_MRAFE_Msk instead */
#define MCAN_IE_TOOE_Pos 18 /**< (MCAN_IE) Timeout Occurred Interrupt Enable Position */
#define MCAN_IE_TOOE_Msk (0x1U << MCAN_IE_TOOE_Pos) /**< (MCAN_IE) Timeout Occurred Interrupt Enable Mask */
#define MCAN_IE_TOOE MCAN_IE_TOOE_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IE_TOOE_Msk instead */
#define MCAN_IE_DRXE_Pos 19 /**< (MCAN_IE) Message stored to Dedicated Receive Buffer Interrupt Enable Position */
#define MCAN_IE_DRXE_Msk (0x1U << MCAN_IE_DRXE_Pos) /**< (MCAN_IE) Message stored to Dedicated Receive Buffer Interrupt Enable Mask */
#define MCAN_IE_DRXE MCAN_IE_DRXE_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IE_DRXE_Msk instead */
#define MCAN_IE_ELOE_Pos 22 /**< (MCAN_IE) Error Logging Overflow Interrupt Enable Position */
#define MCAN_IE_ELOE_Msk (0x1U << MCAN_IE_ELOE_Pos) /**< (MCAN_IE) Error Logging Overflow Interrupt Enable Mask */
#define MCAN_IE_ELOE MCAN_IE_ELOE_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IE_ELOE_Msk instead */
#define MCAN_IE_EPE_Pos 23 /**< (MCAN_IE) Error Passive Interrupt Enable Position */
#define MCAN_IE_EPE_Msk (0x1U << MCAN_IE_EPE_Pos) /**< (MCAN_IE) Error Passive Interrupt Enable Mask */
#define MCAN_IE_EPE MCAN_IE_EPE_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IE_EPE_Msk instead */
#define MCAN_IE_EWE_Pos 24 /**< (MCAN_IE) Warning Status Interrupt Enable Position */
#define MCAN_IE_EWE_Msk (0x1U << MCAN_IE_EWE_Pos) /**< (MCAN_IE) Warning Status Interrupt Enable Mask */
#define MCAN_IE_EWE MCAN_IE_EWE_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IE_EWE_Msk instead */
#define MCAN_IE_BOE_Pos 25 /**< (MCAN_IE) Bus_Off Status Interrupt Enable Position */
#define MCAN_IE_BOE_Msk (0x1U << MCAN_IE_BOE_Pos) /**< (MCAN_IE) Bus_Off Status Interrupt Enable Mask */
#define MCAN_IE_BOE MCAN_IE_BOE_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IE_BOE_Msk instead */
#define MCAN_IE_WDIE_Pos 26 /**< (MCAN_IE) Watchdog Interrupt Enable Position */
#define MCAN_IE_WDIE_Msk (0x1U << MCAN_IE_WDIE_Pos) /**< (MCAN_IE) Watchdog Interrupt Enable Mask */
#define MCAN_IE_WDIE MCAN_IE_WDIE_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IE_WDIE_Msk instead */
#define MCAN_IE_CRCEE_Pos 27 /**< (MCAN_IE) CRC Error Interrupt Enable Position */
#define MCAN_IE_CRCEE_Msk (0x1U << MCAN_IE_CRCEE_Pos) /**< (MCAN_IE) CRC Error Interrupt Enable Mask */
#define MCAN_IE_CRCEE MCAN_IE_CRCEE_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IE_CRCEE_Msk instead */
#define MCAN_IE_BEE_Pos 28 /**< (MCAN_IE) Bit Error Interrupt Enable Position */
#define MCAN_IE_BEE_Msk (0x1U << MCAN_IE_BEE_Pos) /**< (MCAN_IE) Bit Error Interrupt Enable Mask */
#define MCAN_IE_BEE MCAN_IE_BEE_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IE_BEE_Msk instead */
#define MCAN_IE_ACKEE_Pos 29 /**< (MCAN_IE) Acknowledge Error Interrupt Enable Position */
#define MCAN_IE_ACKEE_Msk (0x1U << MCAN_IE_ACKEE_Pos) /**< (MCAN_IE) Acknowledge Error Interrupt Enable Mask */
#define MCAN_IE_ACKEE MCAN_IE_ACKEE_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IE_ACKEE_Msk instead */
#define MCAN_IE_FOEE_Pos 30 /**< (MCAN_IE) Format Error Interrupt Enable Position */
#define MCAN_IE_FOEE_Msk (0x1U << MCAN_IE_FOEE_Pos) /**< (MCAN_IE) Format Error Interrupt Enable Mask */
#define MCAN_IE_FOEE MCAN_IE_FOEE_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IE_FOEE_Msk instead */
#define MCAN_IE_STEE_Pos 31 /**< (MCAN_IE) Stuff Error Interrupt Enable Position */
#define MCAN_IE_STEE_Msk (0x1U << MCAN_IE_STEE_Pos) /**< (MCAN_IE) Stuff Error Interrupt Enable Mask */
#define MCAN_IE_STEE MCAN_IE_STEE_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_IE_STEE_Msk instead */
#define MCAN_IE_MASK (0xFFCFFFFFU) /**< \deprecated (MCAN_IE) Register MASK (Use MCAN_IE_Msk instead) */
#define MCAN_IE_Msk (0xFFCFFFFFU) /**< (MCAN_IE) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- MCAN_ILS : (MCAN Offset: 0x58) (R/W 32) Interrupt Line Select Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t RF0NL:1; /**< bit: 0 Receive FIFO 0 New Message Interrupt Line */
uint32_t RF0WL:1; /**< bit: 1 Receive FIFO 0 Watermark Reached Interrupt Line */
uint32_t RF0FL:1; /**< bit: 2 Receive FIFO 0 Full Interrupt Line */
uint32_t RF0LL:1; /**< bit: 3 Receive FIFO 0 Message Lost Interrupt Line */
uint32_t RF1NL:1; /**< bit: 4 Receive FIFO 1 New Message Interrupt Line */
uint32_t RF1WL:1; /**< bit: 5 Receive FIFO 1 Watermark Reached Interrupt Line */
uint32_t RF1FL:1; /**< bit: 6 Receive FIFO 1 Full Interrupt Line */
uint32_t RF1LL:1; /**< bit: 7 Receive FIFO 1 Message Lost Interrupt Line */
uint32_t HPML:1; /**< bit: 8 High Priority Message Interrupt Line */
uint32_t TCL:1; /**< bit: 9 Transmission Completed Interrupt Line */
uint32_t TCFL:1; /**< bit: 10 Transmission Cancellation Finished Interrupt Line */
uint32_t TFEL:1; /**< bit: 11 Tx FIFO Empty Interrupt Line */
uint32_t TEFNL:1; /**< bit: 12 Tx Event FIFO New Entry Interrupt Line */
uint32_t TEFWL:1; /**< bit: 13 Tx Event FIFO Watermark Reached Interrupt Line */
uint32_t TEFFL:1; /**< bit: 14 Tx Event FIFO Full Interrupt Line */
uint32_t TEFLL:1; /**< bit: 15 Tx Event FIFO Event Lost Interrupt Line */
uint32_t TSWL:1; /**< bit: 16 Timestamp Wraparound Interrupt Line */
uint32_t MRAFL:1; /**< bit: 17 Message RAM Access Failure Interrupt Line */
uint32_t TOOL:1; /**< bit: 18 Timeout Occurred Interrupt Line */
uint32_t DRXL:1; /**< bit: 19 Message stored to Dedicated Receive Buffer Interrupt Line */
uint32_t :2; /**< bit: 20..21 Reserved */
uint32_t ELOL:1; /**< bit: 22 Error Logging Overflow Interrupt Line */
uint32_t EPL:1; /**< bit: 23 Error Passive Interrupt Line */
uint32_t EWL:1; /**< bit: 24 Warning Status Interrupt Line */
uint32_t BOL:1; /**< bit: 25 Bus_Off Status Interrupt Line */
uint32_t WDIL:1; /**< bit: 26 Watchdog Interrupt Line */
uint32_t CRCEL:1; /**< bit: 27 CRC Error Interrupt Line */
uint32_t BEL:1; /**< bit: 28 Bit Error Interrupt Line */
uint32_t ACKEL:1; /**< bit: 29 Acknowledge Error Interrupt Line */
uint32_t FOEL:1; /**< bit: 30 Format Error Interrupt Line */
uint32_t STEL:1; /**< bit: 31 Stuff Error Interrupt Line */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} MCAN_ILS_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define MCAN_ILS_OFFSET (0x58) /**< (MCAN_ILS) Interrupt Line Select Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define MCAN_ILS_RF0NL_Pos 0 /**< (MCAN_ILS) Receive FIFO 0 New Message Interrupt Line Position */
#define MCAN_ILS_RF0NL_Msk (0x1U << MCAN_ILS_RF0NL_Pos) /**< (MCAN_ILS) Receive FIFO 0 New Message Interrupt Line Mask */
#define MCAN_ILS_RF0NL MCAN_ILS_RF0NL_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_ILS_RF0NL_Msk instead */
#define MCAN_ILS_RF0WL_Pos 1 /**< (MCAN_ILS) Receive FIFO 0 Watermark Reached Interrupt Line Position */
#define MCAN_ILS_RF0WL_Msk (0x1U << MCAN_ILS_RF0WL_Pos) /**< (MCAN_ILS) Receive FIFO 0 Watermark Reached Interrupt Line Mask */
#define MCAN_ILS_RF0WL MCAN_ILS_RF0WL_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_ILS_RF0WL_Msk instead */
#define MCAN_ILS_RF0FL_Pos 2 /**< (MCAN_ILS) Receive FIFO 0 Full Interrupt Line Position */
#define MCAN_ILS_RF0FL_Msk (0x1U << MCAN_ILS_RF0FL_Pos) /**< (MCAN_ILS) Receive FIFO 0 Full Interrupt Line Mask */
#define MCAN_ILS_RF0FL MCAN_ILS_RF0FL_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_ILS_RF0FL_Msk instead */
#define MCAN_ILS_RF0LL_Pos 3 /**< (MCAN_ILS) Receive FIFO 0 Message Lost Interrupt Line Position */
#define MCAN_ILS_RF0LL_Msk (0x1U << MCAN_ILS_RF0LL_Pos) /**< (MCAN_ILS) Receive FIFO 0 Message Lost Interrupt Line Mask */
#define MCAN_ILS_RF0LL MCAN_ILS_RF0LL_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_ILS_RF0LL_Msk instead */
#define MCAN_ILS_RF1NL_Pos 4 /**< (MCAN_ILS) Receive FIFO 1 New Message Interrupt Line Position */
#define MCAN_ILS_RF1NL_Msk (0x1U << MCAN_ILS_RF1NL_Pos) /**< (MCAN_ILS) Receive FIFO 1 New Message Interrupt Line Mask */
#define MCAN_ILS_RF1NL MCAN_ILS_RF1NL_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_ILS_RF1NL_Msk instead */
#define MCAN_ILS_RF1WL_Pos 5 /**< (MCAN_ILS) Receive FIFO 1 Watermark Reached Interrupt Line Position */
#define MCAN_ILS_RF1WL_Msk (0x1U << MCAN_ILS_RF1WL_Pos) /**< (MCAN_ILS) Receive FIFO 1 Watermark Reached Interrupt Line Mask */
#define MCAN_ILS_RF1WL MCAN_ILS_RF1WL_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_ILS_RF1WL_Msk instead */
#define MCAN_ILS_RF1FL_Pos 6 /**< (MCAN_ILS) Receive FIFO 1 Full Interrupt Line Position */
#define MCAN_ILS_RF1FL_Msk (0x1U << MCAN_ILS_RF1FL_Pos) /**< (MCAN_ILS) Receive FIFO 1 Full Interrupt Line Mask */
#define MCAN_ILS_RF1FL MCAN_ILS_RF1FL_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_ILS_RF1FL_Msk instead */
#define MCAN_ILS_RF1LL_Pos 7 /**< (MCAN_ILS) Receive FIFO 1 Message Lost Interrupt Line Position */
#define MCAN_ILS_RF1LL_Msk (0x1U << MCAN_ILS_RF1LL_Pos) /**< (MCAN_ILS) Receive FIFO 1 Message Lost Interrupt Line Mask */
#define MCAN_ILS_RF1LL MCAN_ILS_RF1LL_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_ILS_RF1LL_Msk instead */
#define MCAN_ILS_HPML_Pos 8 /**< (MCAN_ILS) High Priority Message Interrupt Line Position */
#define MCAN_ILS_HPML_Msk (0x1U << MCAN_ILS_HPML_Pos) /**< (MCAN_ILS) High Priority Message Interrupt Line Mask */
#define MCAN_ILS_HPML MCAN_ILS_HPML_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_ILS_HPML_Msk instead */
#define MCAN_ILS_TCL_Pos 9 /**< (MCAN_ILS) Transmission Completed Interrupt Line Position */
#define MCAN_ILS_TCL_Msk (0x1U << MCAN_ILS_TCL_Pos) /**< (MCAN_ILS) Transmission Completed Interrupt Line Mask */
#define MCAN_ILS_TCL MCAN_ILS_TCL_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_ILS_TCL_Msk instead */
#define MCAN_ILS_TCFL_Pos 10 /**< (MCAN_ILS) Transmission Cancellation Finished Interrupt Line Position */
#define MCAN_ILS_TCFL_Msk (0x1U << MCAN_ILS_TCFL_Pos) /**< (MCAN_ILS) Transmission Cancellation Finished Interrupt Line Mask */
#define MCAN_ILS_TCFL MCAN_ILS_TCFL_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_ILS_TCFL_Msk instead */
#define MCAN_ILS_TFEL_Pos 11 /**< (MCAN_ILS) Tx FIFO Empty Interrupt Line Position */
#define MCAN_ILS_TFEL_Msk (0x1U << MCAN_ILS_TFEL_Pos) /**< (MCAN_ILS) Tx FIFO Empty Interrupt Line Mask */
#define MCAN_ILS_TFEL MCAN_ILS_TFEL_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_ILS_TFEL_Msk instead */
#define MCAN_ILS_TEFNL_Pos 12 /**< (MCAN_ILS) Tx Event FIFO New Entry Interrupt Line Position */
#define MCAN_ILS_TEFNL_Msk (0x1U << MCAN_ILS_TEFNL_Pos) /**< (MCAN_ILS) Tx Event FIFO New Entry Interrupt Line Mask */
#define MCAN_ILS_TEFNL MCAN_ILS_TEFNL_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_ILS_TEFNL_Msk instead */
#define MCAN_ILS_TEFWL_Pos 13 /**< (MCAN_ILS) Tx Event FIFO Watermark Reached Interrupt Line Position */
#define MCAN_ILS_TEFWL_Msk (0x1U << MCAN_ILS_TEFWL_Pos) /**< (MCAN_ILS) Tx Event FIFO Watermark Reached Interrupt Line Mask */
#define MCAN_ILS_TEFWL MCAN_ILS_TEFWL_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_ILS_TEFWL_Msk instead */
#define MCAN_ILS_TEFFL_Pos 14 /**< (MCAN_ILS) Tx Event FIFO Full Interrupt Line Position */
#define MCAN_ILS_TEFFL_Msk (0x1U << MCAN_ILS_TEFFL_Pos) /**< (MCAN_ILS) Tx Event FIFO Full Interrupt Line Mask */
#define MCAN_ILS_TEFFL MCAN_ILS_TEFFL_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_ILS_TEFFL_Msk instead */
#define MCAN_ILS_TEFLL_Pos 15 /**< (MCAN_ILS) Tx Event FIFO Event Lost Interrupt Line Position */
#define MCAN_ILS_TEFLL_Msk (0x1U << MCAN_ILS_TEFLL_Pos) /**< (MCAN_ILS) Tx Event FIFO Event Lost Interrupt Line Mask */
#define MCAN_ILS_TEFLL MCAN_ILS_TEFLL_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_ILS_TEFLL_Msk instead */
#define MCAN_ILS_TSWL_Pos 16 /**< (MCAN_ILS) Timestamp Wraparound Interrupt Line Position */
#define MCAN_ILS_TSWL_Msk (0x1U << MCAN_ILS_TSWL_Pos) /**< (MCAN_ILS) Timestamp Wraparound Interrupt Line Mask */
#define MCAN_ILS_TSWL MCAN_ILS_TSWL_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_ILS_TSWL_Msk instead */
#define MCAN_ILS_MRAFL_Pos 17 /**< (MCAN_ILS) Message RAM Access Failure Interrupt Line Position */
#define MCAN_ILS_MRAFL_Msk (0x1U << MCAN_ILS_MRAFL_Pos) /**< (MCAN_ILS) Message RAM Access Failure Interrupt Line Mask */
#define MCAN_ILS_MRAFL MCAN_ILS_MRAFL_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_ILS_MRAFL_Msk instead */
#define MCAN_ILS_TOOL_Pos 18 /**< (MCAN_ILS) Timeout Occurred Interrupt Line Position */
#define MCAN_ILS_TOOL_Msk (0x1U << MCAN_ILS_TOOL_Pos) /**< (MCAN_ILS) Timeout Occurred Interrupt Line Mask */
#define MCAN_ILS_TOOL MCAN_ILS_TOOL_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_ILS_TOOL_Msk instead */
#define MCAN_ILS_DRXL_Pos 19 /**< (MCAN_ILS) Message stored to Dedicated Receive Buffer Interrupt Line Position */
#define MCAN_ILS_DRXL_Msk (0x1U << MCAN_ILS_DRXL_Pos) /**< (MCAN_ILS) Message stored to Dedicated Receive Buffer Interrupt Line Mask */
#define MCAN_ILS_DRXL MCAN_ILS_DRXL_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_ILS_DRXL_Msk instead */
#define MCAN_ILS_ELOL_Pos 22 /**< (MCAN_ILS) Error Logging Overflow Interrupt Line Position */
#define MCAN_ILS_ELOL_Msk (0x1U << MCAN_ILS_ELOL_Pos) /**< (MCAN_ILS) Error Logging Overflow Interrupt Line Mask */
#define MCAN_ILS_ELOL MCAN_ILS_ELOL_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_ILS_ELOL_Msk instead */
#define MCAN_ILS_EPL_Pos 23 /**< (MCAN_ILS) Error Passive Interrupt Line Position */
#define MCAN_ILS_EPL_Msk (0x1U << MCAN_ILS_EPL_Pos) /**< (MCAN_ILS) Error Passive Interrupt Line Mask */
#define MCAN_ILS_EPL MCAN_ILS_EPL_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_ILS_EPL_Msk instead */
#define MCAN_ILS_EWL_Pos 24 /**< (MCAN_ILS) Warning Status Interrupt Line Position */
#define MCAN_ILS_EWL_Msk (0x1U << MCAN_ILS_EWL_Pos) /**< (MCAN_ILS) Warning Status Interrupt Line Mask */
#define MCAN_ILS_EWL MCAN_ILS_EWL_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_ILS_EWL_Msk instead */
#define MCAN_ILS_BOL_Pos 25 /**< (MCAN_ILS) Bus_Off Status Interrupt Line Position */
#define MCAN_ILS_BOL_Msk (0x1U << MCAN_ILS_BOL_Pos) /**< (MCAN_ILS) Bus_Off Status Interrupt Line Mask */
#define MCAN_ILS_BOL MCAN_ILS_BOL_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_ILS_BOL_Msk instead */
#define MCAN_ILS_WDIL_Pos 26 /**< (MCAN_ILS) Watchdog Interrupt Line Position */
#define MCAN_ILS_WDIL_Msk (0x1U << MCAN_ILS_WDIL_Pos) /**< (MCAN_ILS) Watchdog Interrupt Line Mask */
#define MCAN_ILS_WDIL MCAN_ILS_WDIL_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_ILS_WDIL_Msk instead */
#define MCAN_ILS_CRCEL_Pos 27 /**< (MCAN_ILS) CRC Error Interrupt Line Position */
#define MCAN_ILS_CRCEL_Msk (0x1U << MCAN_ILS_CRCEL_Pos) /**< (MCAN_ILS) CRC Error Interrupt Line Mask */
#define MCAN_ILS_CRCEL MCAN_ILS_CRCEL_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_ILS_CRCEL_Msk instead */
#define MCAN_ILS_BEL_Pos 28 /**< (MCAN_ILS) Bit Error Interrupt Line Position */
#define MCAN_ILS_BEL_Msk (0x1U << MCAN_ILS_BEL_Pos) /**< (MCAN_ILS) Bit Error Interrupt Line Mask */
#define MCAN_ILS_BEL MCAN_ILS_BEL_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_ILS_BEL_Msk instead */
#define MCAN_ILS_ACKEL_Pos 29 /**< (MCAN_ILS) Acknowledge Error Interrupt Line Position */
#define MCAN_ILS_ACKEL_Msk (0x1U << MCAN_ILS_ACKEL_Pos) /**< (MCAN_ILS) Acknowledge Error Interrupt Line Mask */
#define MCAN_ILS_ACKEL MCAN_ILS_ACKEL_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_ILS_ACKEL_Msk instead */
#define MCAN_ILS_FOEL_Pos 30 /**< (MCAN_ILS) Format Error Interrupt Line Position */
#define MCAN_ILS_FOEL_Msk (0x1U << MCAN_ILS_FOEL_Pos) /**< (MCAN_ILS) Format Error Interrupt Line Mask */
#define MCAN_ILS_FOEL MCAN_ILS_FOEL_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_ILS_FOEL_Msk instead */
#define MCAN_ILS_STEL_Pos 31 /**< (MCAN_ILS) Stuff Error Interrupt Line Position */
#define MCAN_ILS_STEL_Msk (0x1U << MCAN_ILS_STEL_Pos) /**< (MCAN_ILS) Stuff Error Interrupt Line Mask */
#define MCAN_ILS_STEL MCAN_ILS_STEL_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_ILS_STEL_Msk instead */
#define MCAN_ILS_MASK (0xFFCFFFFFU) /**< \deprecated (MCAN_ILS) Register MASK (Use MCAN_ILS_Msk instead) */
#define MCAN_ILS_Msk (0xFFCFFFFFU) /**< (MCAN_ILS) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- MCAN_ILE : (MCAN Offset: 0x5c) (R/W 32) Interrupt Line Enable Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t EINT0:1; /**< bit: 0 Enable Interrupt Line 0 */
uint32_t EINT1:1; /**< bit: 1 Enable Interrupt Line 1 */
uint32_t :30; /**< bit: 2..31 Reserved */
} bit; /**< Structure used for bit access */
struct {
uint32_t EINT:2; /**< bit: 0..1 Enable Interrupt Line x */
uint32_t :30; /**< bit: 2..31 Reserved */
} vec; /**< Structure used for vec access */
uint32_t reg; /**< Type used for register access */
} MCAN_ILE_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define MCAN_ILE_OFFSET (0x5C) /**< (MCAN_ILE) Interrupt Line Enable Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define MCAN_ILE_EINT0_Pos 0 /**< (MCAN_ILE) Enable Interrupt Line 0 Position */
#define MCAN_ILE_EINT0_Msk (0x1U << MCAN_ILE_EINT0_Pos) /**< (MCAN_ILE) Enable Interrupt Line 0 Mask */
#define MCAN_ILE_EINT0 MCAN_ILE_EINT0_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_ILE_EINT0_Msk instead */
#define MCAN_ILE_EINT1_Pos 1 /**< (MCAN_ILE) Enable Interrupt Line 1 Position */
#define MCAN_ILE_EINT1_Msk (0x1U << MCAN_ILE_EINT1_Pos) /**< (MCAN_ILE) Enable Interrupt Line 1 Mask */
#define MCAN_ILE_EINT1 MCAN_ILE_EINT1_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_ILE_EINT1_Msk instead */
#define MCAN_ILE_EINT_Pos 0 /**< (MCAN_ILE Position) Enable Interrupt Line x */
#define MCAN_ILE_EINT_Msk (0x3U << MCAN_ILE_EINT_Pos) /**< (MCAN_ILE Mask) EINT */
#define MCAN_ILE_EINT(value) (MCAN_ILE_EINT_Msk & ((value) << MCAN_ILE_EINT_Pos))
#define MCAN_ILE_MASK (0x03U) /**< \deprecated (MCAN_ILE) Register MASK (Use MCAN_ILE_Msk instead) */
#define MCAN_ILE_Msk (0x03U) /**< (MCAN_ILE) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- MCAN_GFC : (MCAN Offset: 0x80) (R/W 32) Global Filter Configuration Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t RRFE:1; /**< bit: 0 Reject Remote Frames Extended */
uint32_t RRFS:1; /**< bit: 1 Reject Remote Frames Standard */
uint32_t ANFE:2; /**< bit: 2..3 Accept Non-matching Frames Extended */
uint32_t ANFS:2; /**< bit: 4..5 Accept Non-matching Frames Standard */
uint32_t :26; /**< bit: 6..31 Reserved */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} MCAN_GFC_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define MCAN_GFC_OFFSET (0x80) /**< (MCAN_GFC) Global Filter Configuration Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define MCAN_GFC_RRFE_Pos 0 /**< (MCAN_GFC) Reject Remote Frames Extended Position */
#define MCAN_GFC_RRFE_Msk (0x1U << MCAN_GFC_RRFE_Pos) /**< (MCAN_GFC) Reject Remote Frames Extended Mask */
#define MCAN_GFC_RRFE MCAN_GFC_RRFE_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_GFC_RRFE_Msk instead */
#define MCAN_GFC_RRFE_FILTER_Val (0x0U) /**< (MCAN_GFC) Filter remote frames with 29-bit extended IDs. */
#define MCAN_GFC_RRFE_REJECT_Val (0x1U) /**< (MCAN_GFC) Reject all remote frames with 29-bit extended IDs. */
#define MCAN_GFC_RRFE_FILTER (MCAN_GFC_RRFE_FILTER_Val << MCAN_GFC_RRFE_Pos) /**< (MCAN_GFC) Filter remote frames with 29-bit extended IDs. Position */
#define MCAN_GFC_RRFE_REJECT (MCAN_GFC_RRFE_REJECT_Val << MCAN_GFC_RRFE_Pos) /**< (MCAN_GFC) Reject all remote frames with 29-bit extended IDs. Position */
#define MCAN_GFC_RRFS_Pos 1 /**< (MCAN_GFC) Reject Remote Frames Standard Position */
#define MCAN_GFC_RRFS_Msk (0x1U << MCAN_GFC_RRFS_Pos) /**< (MCAN_GFC) Reject Remote Frames Standard Mask */
#define MCAN_GFC_RRFS MCAN_GFC_RRFS_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_GFC_RRFS_Msk instead */
#define MCAN_GFC_RRFS_FILTER_Val (0x0U) /**< (MCAN_GFC) Filter remote frames with 11-bit standard IDs. */
#define MCAN_GFC_RRFS_REJECT_Val (0x1U) /**< (MCAN_GFC) Reject all remote frames with 11-bit standard IDs. */
#define MCAN_GFC_RRFS_FILTER (MCAN_GFC_RRFS_FILTER_Val << MCAN_GFC_RRFS_Pos) /**< (MCAN_GFC) Filter remote frames with 11-bit standard IDs. Position */
#define MCAN_GFC_RRFS_REJECT (MCAN_GFC_RRFS_REJECT_Val << MCAN_GFC_RRFS_Pos) /**< (MCAN_GFC) Reject all remote frames with 11-bit standard IDs. Position */
#define MCAN_GFC_ANFE_Pos 2 /**< (MCAN_GFC) Accept Non-matching Frames Extended Position */
#define MCAN_GFC_ANFE_Msk (0x3U << MCAN_GFC_ANFE_Pos) /**< (MCAN_GFC) Accept Non-matching Frames Extended Mask */
#define MCAN_GFC_ANFE(value) (MCAN_GFC_ANFE_Msk & ((value) << MCAN_GFC_ANFE_Pos))
#define MCAN_GFC_ANFE_RX_FIFO_0_Val (0x0U) /**< (MCAN_GFC) Message stored in Receive FIFO 0 */
#define MCAN_GFC_ANFE_RX_FIFO_1_Val (0x1U) /**< (MCAN_GFC) Message stored in Receive FIFO 1 */
#define MCAN_GFC_ANFE_RX_FIFO_0 (MCAN_GFC_ANFE_RX_FIFO_0_Val << MCAN_GFC_ANFE_Pos) /**< (MCAN_GFC) Message stored in Receive FIFO 0 Position */
#define MCAN_GFC_ANFE_RX_FIFO_1 (MCAN_GFC_ANFE_RX_FIFO_1_Val << MCAN_GFC_ANFE_Pos) /**< (MCAN_GFC) Message stored in Receive FIFO 1 Position */
#define MCAN_GFC_ANFS_Pos 4 /**< (MCAN_GFC) Accept Non-matching Frames Standard Position */
#define MCAN_GFC_ANFS_Msk (0x3U << MCAN_GFC_ANFS_Pos) /**< (MCAN_GFC) Accept Non-matching Frames Standard Mask */
#define MCAN_GFC_ANFS(value) (MCAN_GFC_ANFS_Msk & ((value) << MCAN_GFC_ANFS_Pos))
#define MCAN_GFC_ANFS_RX_FIFO_0_Val (0x0U) /**< (MCAN_GFC) Message stored in Receive FIFO 0 */
#define MCAN_GFC_ANFS_RX_FIFO_1_Val (0x1U) /**< (MCAN_GFC) Message stored in Receive FIFO 1 */
#define MCAN_GFC_ANFS_RX_FIFO_0 (MCAN_GFC_ANFS_RX_FIFO_0_Val << MCAN_GFC_ANFS_Pos) /**< (MCAN_GFC) Message stored in Receive FIFO 0 Position */
#define MCAN_GFC_ANFS_RX_FIFO_1 (MCAN_GFC_ANFS_RX_FIFO_1_Val << MCAN_GFC_ANFS_Pos) /**< (MCAN_GFC) Message stored in Receive FIFO 1 Position */
#define MCAN_GFC_MASK (0x3FU) /**< \deprecated (MCAN_GFC) Register MASK (Use MCAN_GFC_Msk instead) */
#define MCAN_GFC_Msk (0x3FU) /**< (MCAN_GFC) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- MCAN_SIDFC : (MCAN Offset: 0x84) (R/W 32) Standard ID Filter Configuration Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t :2; /**< bit: 0..1 Reserved */
uint32_t FLSSA:14; /**< bit: 2..15 Filter List Standard Start Address */
uint32_t LSS:8; /**< bit: 16..23 List Size Standard */
uint32_t :8; /**< bit: 24..31 Reserved */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} MCAN_SIDFC_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define MCAN_SIDFC_OFFSET (0x84) /**< (MCAN_SIDFC) Standard ID Filter Configuration Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define MCAN_SIDFC_FLSSA_Pos 2 /**< (MCAN_SIDFC) Filter List Standard Start Address Position */
#define MCAN_SIDFC_FLSSA_Msk (0x3FFFU << MCAN_SIDFC_FLSSA_Pos) /**< (MCAN_SIDFC) Filter List Standard Start Address Mask */
#define MCAN_SIDFC_FLSSA(value) (MCAN_SIDFC_FLSSA_Msk & ((value) << MCAN_SIDFC_FLSSA_Pos))
#define MCAN_SIDFC_LSS_Pos 16 /**< (MCAN_SIDFC) List Size Standard Position */
#define MCAN_SIDFC_LSS_Msk (0xFFU << MCAN_SIDFC_LSS_Pos) /**< (MCAN_SIDFC) List Size Standard Mask */
#define MCAN_SIDFC_LSS(value) (MCAN_SIDFC_LSS_Msk & ((value) << MCAN_SIDFC_LSS_Pos))
#define MCAN_SIDFC_MASK (0xFFFFFCU) /**< \deprecated (MCAN_SIDFC) Register MASK (Use MCAN_SIDFC_Msk instead) */
#define MCAN_SIDFC_Msk (0xFFFFFCU) /**< (MCAN_SIDFC) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- MCAN_XIDFC : (MCAN Offset: 0x88) (R/W 32) Extended ID Filter Configuration Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t :2; /**< bit: 0..1 Reserved */
uint32_t FLESA:14; /**< bit: 2..15 Filter List Extended Start Address */
uint32_t LSE:7; /**< bit: 16..22 List Size Extended */
uint32_t :9; /**< bit: 23..31 Reserved */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} MCAN_XIDFC_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define MCAN_XIDFC_OFFSET (0x88) /**< (MCAN_XIDFC) Extended ID Filter Configuration Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define MCAN_XIDFC_FLESA_Pos 2 /**< (MCAN_XIDFC) Filter List Extended Start Address Position */
#define MCAN_XIDFC_FLESA_Msk (0x3FFFU << MCAN_XIDFC_FLESA_Pos) /**< (MCAN_XIDFC) Filter List Extended Start Address Mask */
#define MCAN_XIDFC_FLESA(value) (MCAN_XIDFC_FLESA_Msk & ((value) << MCAN_XIDFC_FLESA_Pos))
#define MCAN_XIDFC_LSE_Pos 16 /**< (MCAN_XIDFC) List Size Extended Position */
#define MCAN_XIDFC_LSE_Msk (0x7FU << MCAN_XIDFC_LSE_Pos) /**< (MCAN_XIDFC) List Size Extended Mask */
#define MCAN_XIDFC_LSE(value) (MCAN_XIDFC_LSE_Msk & ((value) << MCAN_XIDFC_LSE_Pos))
#define MCAN_XIDFC_MASK (0x7FFFFCU) /**< \deprecated (MCAN_XIDFC) Register MASK (Use MCAN_XIDFC_Msk instead) */
#define MCAN_XIDFC_Msk (0x7FFFFCU) /**< (MCAN_XIDFC) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- MCAN_XIDAM : (MCAN Offset: 0x90) (R/W 32) Extended ID AND Mask Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t EIDM:29; /**< bit: 0..28 Extended ID Mask */
uint32_t :3; /**< bit: 29..31 Reserved */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} MCAN_XIDAM_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define MCAN_XIDAM_OFFSET (0x90) /**< (MCAN_XIDAM) Extended ID AND Mask Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define MCAN_XIDAM_EIDM_Pos 0 /**< (MCAN_XIDAM) Extended ID Mask Position */
#define MCAN_XIDAM_EIDM_Msk (0x1FFFFFFFU << MCAN_XIDAM_EIDM_Pos) /**< (MCAN_XIDAM) Extended ID Mask Mask */
#define MCAN_XIDAM_EIDM(value) (MCAN_XIDAM_EIDM_Msk & ((value) << MCAN_XIDAM_EIDM_Pos))
#define MCAN_XIDAM_MASK (0x1FFFFFFFU) /**< \deprecated (MCAN_XIDAM) Register MASK (Use MCAN_XIDAM_Msk instead) */
#define MCAN_XIDAM_Msk (0x1FFFFFFFU) /**< (MCAN_XIDAM) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- MCAN_HPMS : (MCAN Offset: 0x94) (R/ 32) High Priority Message Status Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t BIDX:6; /**< bit: 0..5 Buffer Index */
uint32_t MSI:2; /**< bit: 6..7 Message Storage Indicator */
uint32_t FIDX:7; /**< bit: 8..14 Filter Index */
uint32_t FLST:1; /**< bit: 15 Filter List */
uint32_t :16; /**< bit: 16..31 Reserved */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} MCAN_HPMS_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define MCAN_HPMS_OFFSET (0x94) /**< (MCAN_HPMS) High Priority Message Status Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define MCAN_HPMS_BIDX_Pos 0 /**< (MCAN_HPMS) Buffer Index Position */
#define MCAN_HPMS_BIDX_Msk (0x3FU << MCAN_HPMS_BIDX_Pos) /**< (MCAN_HPMS) Buffer Index Mask */
#define MCAN_HPMS_BIDX(value) (MCAN_HPMS_BIDX_Msk & ((value) << MCAN_HPMS_BIDX_Pos))
#define MCAN_HPMS_MSI_Pos 6 /**< (MCAN_HPMS) Message Storage Indicator Position */
#define MCAN_HPMS_MSI_Msk (0x3U << MCAN_HPMS_MSI_Pos) /**< (MCAN_HPMS) Message Storage Indicator Mask */
#define MCAN_HPMS_MSI(value) (MCAN_HPMS_MSI_Msk & ((value) << MCAN_HPMS_MSI_Pos))
#define MCAN_HPMS_MSI_NO_FIFO_SEL_Val (0x0U) /**< (MCAN_HPMS) No FIFO selected. */
#define MCAN_HPMS_MSI_LOST_Val (0x1U) /**< (MCAN_HPMS) FIFO message. */
#define MCAN_HPMS_MSI_FIFO_0_Val (0x2U) /**< (MCAN_HPMS) Message stored in FIFO 0. */
#define MCAN_HPMS_MSI_FIFO_1_Val (0x3U) /**< (MCAN_HPMS) Message stored in FIFO 1. */
#define MCAN_HPMS_MSI_NO_FIFO_SEL (MCAN_HPMS_MSI_NO_FIFO_SEL_Val << MCAN_HPMS_MSI_Pos) /**< (MCAN_HPMS) No FIFO selected. Position */
#define MCAN_HPMS_MSI_LOST (MCAN_HPMS_MSI_LOST_Val << MCAN_HPMS_MSI_Pos) /**< (MCAN_HPMS) FIFO message. Position */
#define MCAN_HPMS_MSI_FIFO_0 (MCAN_HPMS_MSI_FIFO_0_Val << MCAN_HPMS_MSI_Pos) /**< (MCAN_HPMS) Message stored in FIFO 0. Position */
#define MCAN_HPMS_MSI_FIFO_1 (MCAN_HPMS_MSI_FIFO_1_Val << MCAN_HPMS_MSI_Pos) /**< (MCAN_HPMS) Message stored in FIFO 1. Position */
#define MCAN_HPMS_FIDX_Pos 8 /**< (MCAN_HPMS) Filter Index Position */
#define MCAN_HPMS_FIDX_Msk (0x7FU << MCAN_HPMS_FIDX_Pos) /**< (MCAN_HPMS) Filter Index Mask */
#define MCAN_HPMS_FIDX(value) (MCAN_HPMS_FIDX_Msk & ((value) << MCAN_HPMS_FIDX_Pos))
#define MCAN_HPMS_FLST_Pos 15 /**< (MCAN_HPMS) Filter List Position */
#define MCAN_HPMS_FLST_Msk (0x1U << MCAN_HPMS_FLST_Pos) /**< (MCAN_HPMS) Filter List Mask */
#define MCAN_HPMS_FLST MCAN_HPMS_FLST_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_HPMS_FLST_Msk instead */
#define MCAN_HPMS_MASK (0xFFFFU) /**< \deprecated (MCAN_HPMS) Register MASK (Use MCAN_HPMS_Msk instead) */
#define MCAN_HPMS_Msk (0xFFFFU) /**< (MCAN_HPMS) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- MCAN_NDAT1 : (MCAN Offset: 0x98) (R/W 32) New Data 1 Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t ND0:1; /**< bit: 0 New Data */
uint32_t ND1:1; /**< bit: 1 New Data */
uint32_t ND2:1; /**< bit: 2 New Data */
uint32_t ND3:1; /**< bit: 3 New Data */
uint32_t ND4:1; /**< bit: 4 New Data */
uint32_t ND5:1; /**< bit: 5 New Data */
uint32_t ND6:1; /**< bit: 6 New Data */
uint32_t ND7:1; /**< bit: 7 New Data */
uint32_t ND8:1; /**< bit: 8 New Data */
uint32_t ND9:1; /**< bit: 9 New Data */
uint32_t ND10:1; /**< bit: 10 New Data */
uint32_t ND11:1; /**< bit: 11 New Data */
uint32_t ND12:1; /**< bit: 12 New Data */
uint32_t ND13:1; /**< bit: 13 New Data */
uint32_t ND14:1; /**< bit: 14 New Data */
uint32_t ND15:1; /**< bit: 15 New Data */
uint32_t ND16:1; /**< bit: 16 New Data */
uint32_t ND17:1; /**< bit: 17 New Data */
uint32_t ND18:1; /**< bit: 18 New Data */
uint32_t ND19:1; /**< bit: 19 New Data */
uint32_t ND20:1; /**< bit: 20 New Data */
uint32_t ND21:1; /**< bit: 21 New Data */
uint32_t ND22:1; /**< bit: 22 New Data */
uint32_t ND23:1; /**< bit: 23 New Data */
uint32_t ND24:1; /**< bit: 24 New Data */
uint32_t ND25:1; /**< bit: 25 New Data */
uint32_t ND26:1; /**< bit: 26 New Data */
uint32_t ND27:1; /**< bit: 27 New Data */
uint32_t ND28:1; /**< bit: 28 New Data */
uint32_t ND29:1; /**< bit: 29 New Data */
uint32_t ND30:1; /**< bit: 30 New Data */
uint32_t ND31:1; /**< bit: 31 New Data */
} bit; /**< Structure used for bit access */
struct {
uint32_t ND:32; /**< bit: 0..31 New Data */
} vec; /**< Structure used for vec access */
uint32_t reg; /**< Type used for register access */
} MCAN_NDAT1_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define MCAN_NDAT1_OFFSET (0x98) /**< (MCAN_NDAT1) New Data 1 Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define MCAN_NDAT1_ND0_Pos 0 /**< (MCAN_NDAT1) New Data Position */
#define MCAN_NDAT1_ND0_Msk (0x1U << MCAN_NDAT1_ND0_Pos) /**< (MCAN_NDAT1) New Data Mask */
#define MCAN_NDAT1_ND0 MCAN_NDAT1_ND0_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT1_ND0_Msk instead */
#define MCAN_NDAT1_ND1_Pos 1 /**< (MCAN_NDAT1) New Data Position */
#define MCAN_NDAT1_ND1_Msk (0x1U << MCAN_NDAT1_ND1_Pos) /**< (MCAN_NDAT1) New Data Mask */
#define MCAN_NDAT1_ND1 MCAN_NDAT1_ND1_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT1_ND1_Msk instead */
#define MCAN_NDAT1_ND2_Pos 2 /**< (MCAN_NDAT1) New Data Position */
#define MCAN_NDAT1_ND2_Msk (0x1U << MCAN_NDAT1_ND2_Pos) /**< (MCAN_NDAT1) New Data Mask */
#define MCAN_NDAT1_ND2 MCAN_NDAT1_ND2_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT1_ND2_Msk instead */
#define MCAN_NDAT1_ND3_Pos 3 /**< (MCAN_NDAT1) New Data Position */
#define MCAN_NDAT1_ND3_Msk (0x1U << MCAN_NDAT1_ND3_Pos) /**< (MCAN_NDAT1) New Data Mask */
#define MCAN_NDAT1_ND3 MCAN_NDAT1_ND3_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT1_ND3_Msk instead */
#define MCAN_NDAT1_ND4_Pos 4 /**< (MCAN_NDAT1) New Data Position */
#define MCAN_NDAT1_ND4_Msk (0x1U << MCAN_NDAT1_ND4_Pos) /**< (MCAN_NDAT1) New Data Mask */
#define MCAN_NDAT1_ND4 MCAN_NDAT1_ND4_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT1_ND4_Msk instead */
#define MCAN_NDAT1_ND5_Pos 5 /**< (MCAN_NDAT1) New Data Position */
#define MCAN_NDAT1_ND5_Msk (0x1U << MCAN_NDAT1_ND5_Pos) /**< (MCAN_NDAT1) New Data Mask */
#define MCAN_NDAT1_ND5 MCAN_NDAT1_ND5_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT1_ND5_Msk instead */
#define MCAN_NDAT1_ND6_Pos 6 /**< (MCAN_NDAT1) New Data Position */
#define MCAN_NDAT1_ND6_Msk (0x1U << MCAN_NDAT1_ND6_Pos) /**< (MCAN_NDAT1) New Data Mask */
#define MCAN_NDAT1_ND6 MCAN_NDAT1_ND6_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT1_ND6_Msk instead */
#define MCAN_NDAT1_ND7_Pos 7 /**< (MCAN_NDAT1) New Data Position */
#define MCAN_NDAT1_ND7_Msk (0x1U << MCAN_NDAT1_ND7_Pos) /**< (MCAN_NDAT1) New Data Mask */
#define MCAN_NDAT1_ND7 MCAN_NDAT1_ND7_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT1_ND7_Msk instead */
#define MCAN_NDAT1_ND8_Pos 8 /**< (MCAN_NDAT1) New Data Position */
#define MCAN_NDAT1_ND8_Msk (0x1U << MCAN_NDAT1_ND8_Pos) /**< (MCAN_NDAT1) New Data Mask */
#define MCAN_NDAT1_ND8 MCAN_NDAT1_ND8_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT1_ND8_Msk instead */
#define MCAN_NDAT1_ND9_Pos 9 /**< (MCAN_NDAT1) New Data Position */
#define MCAN_NDAT1_ND9_Msk (0x1U << MCAN_NDAT1_ND9_Pos) /**< (MCAN_NDAT1) New Data Mask */
#define MCAN_NDAT1_ND9 MCAN_NDAT1_ND9_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT1_ND9_Msk instead */
#define MCAN_NDAT1_ND10_Pos 10 /**< (MCAN_NDAT1) New Data Position */
#define MCAN_NDAT1_ND10_Msk (0x1U << MCAN_NDAT1_ND10_Pos) /**< (MCAN_NDAT1) New Data Mask */
#define MCAN_NDAT1_ND10 MCAN_NDAT1_ND10_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT1_ND10_Msk instead */
#define MCAN_NDAT1_ND11_Pos 11 /**< (MCAN_NDAT1) New Data Position */
#define MCAN_NDAT1_ND11_Msk (0x1U << MCAN_NDAT1_ND11_Pos) /**< (MCAN_NDAT1) New Data Mask */
#define MCAN_NDAT1_ND11 MCAN_NDAT1_ND11_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT1_ND11_Msk instead */
#define MCAN_NDAT1_ND12_Pos 12 /**< (MCAN_NDAT1) New Data Position */
#define MCAN_NDAT1_ND12_Msk (0x1U << MCAN_NDAT1_ND12_Pos) /**< (MCAN_NDAT1) New Data Mask */
#define MCAN_NDAT1_ND12 MCAN_NDAT1_ND12_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT1_ND12_Msk instead */
#define MCAN_NDAT1_ND13_Pos 13 /**< (MCAN_NDAT1) New Data Position */
#define MCAN_NDAT1_ND13_Msk (0x1U << MCAN_NDAT1_ND13_Pos) /**< (MCAN_NDAT1) New Data Mask */
#define MCAN_NDAT1_ND13 MCAN_NDAT1_ND13_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT1_ND13_Msk instead */
#define MCAN_NDAT1_ND14_Pos 14 /**< (MCAN_NDAT1) New Data Position */
#define MCAN_NDAT1_ND14_Msk (0x1U << MCAN_NDAT1_ND14_Pos) /**< (MCAN_NDAT1) New Data Mask */
#define MCAN_NDAT1_ND14 MCAN_NDAT1_ND14_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT1_ND14_Msk instead */
#define MCAN_NDAT1_ND15_Pos 15 /**< (MCAN_NDAT1) New Data Position */
#define MCAN_NDAT1_ND15_Msk (0x1U << MCAN_NDAT1_ND15_Pos) /**< (MCAN_NDAT1) New Data Mask */
#define MCAN_NDAT1_ND15 MCAN_NDAT1_ND15_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT1_ND15_Msk instead */
#define MCAN_NDAT1_ND16_Pos 16 /**< (MCAN_NDAT1) New Data Position */
#define MCAN_NDAT1_ND16_Msk (0x1U << MCAN_NDAT1_ND16_Pos) /**< (MCAN_NDAT1) New Data Mask */
#define MCAN_NDAT1_ND16 MCAN_NDAT1_ND16_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT1_ND16_Msk instead */
#define MCAN_NDAT1_ND17_Pos 17 /**< (MCAN_NDAT1) New Data Position */
#define MCAN_NDAT1_ND17_Msk (0x1U << MCAN_NDAT1_ND17_Pos) /**< (MCAN_NDAT1) New Data Mask */
#define MCAN_NDAT1_ND17 MCAN_NDAT1_ND17_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT1_ND17_Msk instead */
#define MCAN_NDAT1_ND18_Pos 18 /**< (MCAN_NDAT1) New Data Position */
#define MCAN_NDAT1_ND18_Msk (0x1U << MCAN_NDAT1_ND18_Pos) /**< (MCAN_NDAT1) New Data Mask */
#define MCAN_NDAT1_ND18 MCAN_NDAT1_ND18_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT1_ND18_Msk instead */
#define MCAN_NDAT1_ND19_Pos 19 /**< (MCAN_NDAT1) New Data Position */
#define MCAN_NDAT1_ND19_Msk (0x1U << MCAN_NDAT1_ND19_Pos) /**< (MCAN_NDAT1) New Data Mask */
#define MCAN_NDAT1_ND19 MCAN_NDAT1_ND19_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT1_ND19_Msk instead */
#define MCAN_NDAT1_ND20_Pos 20 /**< (MCAN_NDAT1) New Data Position */
#define MCAN_NDAT1_ND20_Msk (0x1U << MCAN_NDAT1_ND20_Pos) /**< (MCAN_NDAT1) New Data Mask */
#define MCAN_NDAT1_ND20 MCAN_NDAT1_ND20_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT1_ND20_Msk instead */
#define MCAN_NDAT1_ND21_Pos 21 /**< (MCAN_NDAT1) New Data Position */
#define MCAN_NDAT1_ND21_Msk (0x1U << MCAN_NDAT1_ND21_Pos) /**< (MCAN_NDAT1) New Data Mask */
#define MCAN_NDAT1_ND21 MCAN_NDAT1_ND21_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT1_ND21_Msk instead */
#define MCAN_NDAT1_ND22_Pos 22 /**< (MCAN_NDAT1) New Data Position */
#define MCAN_NDAT1_ND22_Msk (0x1U << MCAN_NDAT1_ND22_Pos) /**< (MCAN_NDAT1) New Data Mask */
#define MCAN_NDAT1_ND22 MCAN_NDAT1_ND22_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT1_ND22_Msk instead */
#define MCAN_NDAT1_ND23_Pos 23 /**< (MCAN_NDAT1) New Data Position */
#define MCAN_NDAT1_ND23_Msk (0x1U << MCAN_NDAT1_ND23_Pos) /**< (MCAN_NDAT1) New Data Mask */
#define MCAN_NDAT1_ND23 MCAN_NDAT1_ND23_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT1_ND23_Msk instead */
#define MCAN_NDAT1_ND24_Pos 24 /**< (MCAN_NDAT1) New Data Position */
#define MCAN_NDAT1_ND24_Msk (0x1U << MCAN_NDAT1_ND24_Pos) /**< (MCAN_NDAT1) New Data Mask */
#define MCAN_NDAT1_ND24 MCAN_NDAT1_ND24_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT1_ND24_Msk instead */
#define MCAN_NDAT1_ND25_Pos 25 /**< (MCAN_NDAT1) New Data Position */
#define MCAN_NDAT1_ND25_Msk (0x1U << MCAN_NDAT1_ND25_Pos) /**< (MCAN_NDAT1) New Data Mask */
#define MCAN_NDAT1_ND25 MCAN_NDAT1_ND25_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT1_ND25_Msk instead */
#define MCAN_NDAT1_ND26_Pos 26 /**< (MCAN_NDAT1) New Data Position */
#define MCAN_NDAT1_ND26_Msk (0x1U << MCAN_NDAT1_ND26_Pos) /**< (MCAN_NDAT1) New Data Mask */
#define MCAN_NDAT1_ND26 MCAN_NDAT1_ND26_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT1_ND26_Msk instead */
#define MCAN_NDAT1_ND27_Pos 27 /**< (MCAN_NDAT1) New Data Position */
#define MCAN_NDAT1_ND27_Msk (0x1U << MCAN_NDAT1_ND27_Pos) /**< (MCAN_NDAT1) New Data Mask */
#define MCAN_NDAT1_ND27 MCAN_NDAT1_ND27_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT1_ND27_Msk instead */
#define MCAN_NDAT1_ND28_Pos 28 /**< (MCAN_NDAT1) New Data Position */
#define MCAN_NDAT1_ND28_Msk (0x1U << MCAN_NDAT1_ND28_Pos) /**< (MCAN_NDAT1) New Data Mask */
#define MCAN_NDAT1_ND28 MCAN_NDAT1_ND28_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT1_ND28_Msk instead */
#define MCAN_NDAT1_ND29_Pos 29 /**< (MCAN_NDAT1) New Data Position */
#define MCAN_NDAT1_ND29_Msk (0x1U << MCAN_NDAT1_ND29_Pos) /**< (MCAN_NDAT1) New Data Mask */
#define MCAN_NDAT1_ND29 MCAN_NDAT1_ND29_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT1_ND29_Msk instead */
#define MCAN_NDAT1_ND30_Pos 30 /**< (MCAN_NDAT1) New Data Position */
#define MCAN_NDAT1_ND30_Msk (0x1U << MCAN_NDAT1_ND30_Pos) /**< (MCAN_NDAT1) New Data Mask */
#define MCAN_NDAT1_ND30 MCAN_NDAT1_ND30_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT1_ND30_Msk instead */
#define MCAN_NDAT1_ND31_Pos 31 /**< (MCAN_NDAT1) New Data Position */
#define MCAN_NDAT1_ND31_Msk (0x1U << MCAN_NDAT1_ND31_Pos) /**< (MCAN_NDAT1) New Data Mask */
#define MCAN_NDAT1_ND31 MCAN_NDAT1_ND31_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT1_ND31_Msk instead */
#define MCAN_NDAT1_ND_Pos 0 /**< (MCAN_NDAT1 Position) New Data */
#define MCAN_NDAT1_ND_Msk (0xFFFFFFFFU << MCAN_NDAT1_ND_Pos) /**< (MCAN_NDAT1 Mask) ND */
#define MCAN_NDAT1_ND(value) (MCAN_NDAT1_ND_Msk & ((value) << MCAN_NDAT1_ND_Pos))
#define MCAN_NDAT1_MASK (0xFFFFFFFFU) /**< \deprecated (MCAN_NDAT1) Register MASK (Use MCAN_NDAT1_Msk instead) */
#define MCAN_NDAT1_Msk (0xFFFFFFFFU) /**< (MCAN_NDAT1) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- MCAN_NDAT2 : (MCAN Offset: 0x9c) (R/W 32) New Data 2 Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t ND32:1; /**< bit: 0 New Data */
uint32_t ND33:1; /**< bit: 1 New Data */
uint32_t ND34:1; /**< bit: 2 New Data */
uint32_t ND35:1; /**< bit: 3 New Data */
uint32_t ND36:1; /**< bit: 4 New Data */
uint32_t ND37:1; /**< bit: 5 New Data */
uint32_t ND38:1; /**< bit: 6 New Data */
uint32_t ND39:1; /**< bit: 7 New Data */
uint32_t ND40:1; /**< bit: 8 New Data */
uint32_t ND41:1; /**< bit: 9 New Data */
uint32_t ND42:1; /**< bit: 10 New Data */
uint32_t ND43:1; /**< bit: 11 New Data */
uint32_t ND44:1; /**< bit: 12 New Data */
uint32_t ND45:1; /**< bit: 13 New Data */
uint32_t ND46:1; /**< bit: 14 New Data */
uint32_t ND47:1; /**< bit: 15 New Data */
uint32_t ND48:1; /**< bit: 16 New Data */
uint32_t ND49:1; /**< bit: 17 New Data */
uint32_t ND50:1; /**< bit: 18 New Data */
uint32_t ND51:1; /**< bit: 19 New Data */
uint32_t ND52:1; /**< bit: 20 New Data */
uint32_t ND53:1; /**< bit: 21 New Data */
uint32_t ND54:1; /**< bit: 22 New Data */
uint32_t ND55:1; /**< bit: 23 New Data */
uint32_t ND56:1; /**< bit: 24 New Data */
uint32_t ND57:1; /**< bit: 25 New Data */
uint32_t ND58:1; /**< bit: 26 New Data */
uint32_t ND59:1; /**< bit: 27 New Data */
uint32_t ND60:1; /**< bit: 28 New Data */
uint32_t ND61:1; /**< bit: 29 New Data */
uint32_t ND62:1; /**< bit: 30 New Data */
uint32_t ND63:1; /**< bit: 31 New Data */
} bit; /**< Structure used for bit access */
struct {
uint32_t ND:32; /**< bit: 0..31 New Data */
} vec; /**< Structure used for vec access */
uint32_t reg; /**< Type used for register access */
} MCAN_NDAT2_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define MCAN_NDAT2_OFFSET (0x9C) /**< (MCAN_NDAT2) New Data 2 Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define MCAN_NDAT2_ND32_Pos 0 /**< (MCAN_NDAT2) New Data Position */
#define MCAN_NDAT2_ND32_Msk (0x1U << MCAN_NDAT2_ND32_Pos) /**< (MCAN_NDAT2) New Data Mask */
#define MCAN_NDAT2_ND32 MCAN_NDAT2_ND32_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT2_ND32_Msk instead */
#define MCAN_NDAT2_ND33_Pos 1 /**< (MCAN_NDAT2) New Data Position */
#define MCAN_NDAT2_ND33_Msk (0x1U << MCAN_NDAT2_ND33_Pos) /**< (MCAN_NDAT2) New Data Mask */
#define MCAN_NDAT2_ND33 MCAN_NDAT2_ND33_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT2_ND33_Msk instead */
#define MCAN_NDAT2_ND34_Pos 2 /**< (MCAN_NDAT2) New Data Position */
#define MCAN_NDAT2_ND34_Msk (0x1U << MCAN_NDAT2_ND34_Pos) /**< (MCAN_NDAT2) New Data Mask */
#define MCAN_NDAT2_ND34 MCAN_NDAT2_ND34_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT2_ND34_Msk instead */
#define MCAN_NDAT2_ND35_Pos 3 /**< (MCAN_NDAT2) New Data Position */
#define MCAN_NDAT2_ND35_Msk (0x1U << MCAN_NDAT2_ND35_Pos) /**< (MCAN_NDAT2) New Data Mask */
#define MCAN_NDAT2_ND35 MCAN_NDAT2_ND35_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT2_ND35_Msk instead */
#define MCAN_NDAT2_ND36_Pos 4 /**< (MCAN_NDAT2) New Data Position */
#define MCAN_NDAT2_ND36_Msk (0x1U << MCAN_NDAT2_ND36_Pos) /**< (MCAN_NDAT2) New Data Mask */
#define MCAN_NDAT2_ND36 MCAN_NDAT2_ND36_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT2_ND36_Msk instead */
#define MCAN_NDAT2_ND37_Pos 5 /**< (MCAN_NDAT2) New Data Position */
#define MCAN_NDAT2_ND37_Msk (0x1U << MCAN_NDAT2_ND37_Pos) /**< (MCAN_NDAT2) New Data Mask */
#define MCAN_NDAT2_ND37 MCAN_NDAT2_ND37_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT2_ND37_Msk instead */
#define MCAN_NDAT2_ND38_Pos 6 /**< (MCAN_NDAT2) New Data Position */
#define MCAN_NDAT2_ND38_Msk (0x1U << MCAN_NDAT2_ND38_Pos) /**< (MCAN_NDAT2) New Data Mask */
#define MCAN_NDAT2_ND38 MCAN_NDAT2_ND38_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT2_ND38_Msk instead */
#define MCAN_NDAT2_ND39_Pos 7 /**< (MCAN_NDAT2) New Data Position */
#define MCAN_NDAT2_ND39_Msk (0x1U << MCAN_NDAT2_ND39_Pos) /**< (MCAN_NDAT2) New Data Mask */
#define MCAN_NDAT2_ND39 MCAN_NDAT2_ND39_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT2_ND39_Msk instead */
#define MCAN_NDAT2_ND40_Pos 8 /**< (MCAN_NDAT2) New Data Position */
#define MCAN_NDAT2_ND40_Msk (0x1U << MCAN_NDAT2_ND40_Pos) /**< (MCAN_NDAT2) New Data Mask */
#define MCAN_NDAT2_ND40 MCAN_NDAT2_ND40_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT2_ND40_Msk instead */
#define MCAN_NDAT2_ND41_Pos 9 /**< (MCAN_NDAT2) New Data Position */
#define MCAN_NDAT2_ND41_Msk (0x1U << MCAN_NDAT2_ND41_Pos) /**< (MCAN_NDAT2) New Data Mask */
#define MCAN_NDAT2_ND41 MCAN_NDAT2_ND41_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT2_ND41_Msk instead */
#define MCAN_NDAT2_ND42_Pos 10 /**< (MCAN_NDAT2) New Data Position */
#define MCAN_NDAT2_ND42_Msk (0x1U << MCAN_NDAT2_ND42_Pos) /**< (MCAN_NDAT2) New Data Mask */
#define MCAN_NDAT2_ND42 MCAN_NDAT2_ND42_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT2_ND42_Msk instead */
#define MCAN_NDAT2_ND43_Pos 11 /**< (MCAN_NDAT2) New Data Position */
#define MCAN_NDAT2_ND43_Msk (0x1U << MCAN_NDAT2_ND43_Pos) /**< (MCAN_NDAT2) New Data Mask */
#define MCAN_NDAT2_ND43 MCAN_NDAT2_ND43_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT2_ND43_Msk instead */
#define MCAN_NDAT2_ND44_Pos 12 /**< (MCAN_NDAT2) New Data Position */
#define MCAN_NDAT2_ND44_Msk (0x1U << MCAN_NDAT2_ND44_Pos) /**< (MCAN_NDAT2) New Data Mask */
#define MCAN_NDAT2_ND44 MCAN_NDAT2_ND44_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT2_ND44_Msk instead */
#define MCAN_NDAT2_ND45_Pos 13 /**< (MCAN_NDAT2) New Data Position */
#define MCAN_NDAT2_ND45_Msk (0x1U << MCAN_NDAT2_ND45_Pos) /**< (MCAN_NDAT2) New Data Mask */
#define MCAN_NDAT2_ND45 MCAN_NDAT2_ND45_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT2_ND45_Msk instead */
#define MCAN_NDAT2_ND46_Pos 14 /**< (MCAN_NDAT2) New Data Position */
#define MCAN_NDAT2_ND46_Msk (0x1U << MCAN_NDAT2_ND46_Pos) /**< (MCAN_NDAT2) New Data Mask */
#define MCAN_NDAT2_ND46 MCAN_NDAT2_ND46_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT2_ND46_Msk instead */
#define MCAN_NDAT2_ND47_Pos 15 /**< (MCAN_NDAT2) New Data Position */
#define MCAN_NDAT2_ND47_Msk (0x1U << MCAN_NDAT2_ND47_Pos) /**< (MCAN_NDAT2) New Data Mask */
#define MCAN_NDAT2_ND47 MCAN_NDAT2_ND47_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT2_ND47_Msk instead */
#define MCAN_NDAT2_ND48_Pos 16 /**< (MCAN_NDAT2) New Data Position */
#define MCAN_NDAT2_ND48_Msk (0x1U << MCAN_NDAT2_ND48_Pos) /**< (MCAN_NDAT2) New Data Mask */
#define MCAN_NDAT2_ND48 MCAN_NDAT2_ND48_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT2_ND48_Msk instead */
#define MCAN_NDAT2_ND49_Pos 17 /**< (MCAN_NDAT2) New Data Position */
#define MCAN_NDAT2_ND49_Msk (0x1U << MCAN_NDAT2_ND49_Pos) /**< (MCAN_NDAT2) New Data Mask */
#define MCAN_NDAT2_ND49 MCAN_NDAT2_ND49_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT2_ND49_Msk instead */
#define MCAN_NDAT2_ND50_Pos 18 /**< (MCAN_NDAT2) New Data Position */
#define MCAN_NDAT2_ND50_Msk (0x1U << MCAN_NDAT2_ND50_Pos) /**< (MCAN_NDAT2) New Data Mask */
#define MCAN_NDAT2_ND50 MCAN_NDAT2_ND50_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT2_ND50_Msk instead */
#define MCAN_NDAT2_ND51_Pos 19 /**< (MCAN_NDAT2) New Data Position */
#define MCAN_NDAT2_ND51_Msk (0x1U << MCAN_NDAT2_ND51_Pos) /**< (MCAN_NDAT2) New Data Mask */
#define MCAN_NDAT2_ND51 MCAN_NDAT2_ND51_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT2_ND51_Msk instead */
#define MCAN_NDAT2_ND52_Pos 20 /**< (MCAN_NDAT2) New Data Position */
#define MCAN_NDAT2_ND52_Msk (0x1U << MCAN_NDAT2_ND52_Pos) /**< (MCAN_NDAT2) New Data Mask */
#define MCAN_NDAT2_ND52 MCAN_NDAT2_ND52_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT2_ND52_Msk instead */
#define MCAN_NDAT2_ND53_Pos 21 /**< (MCAN_NDAT2) New Data Position */
#define MCAN_NDAT2_ND53_Msk (0x1U << MCAN_NDAT2_ND53_Pos) /**< (MCAN_NDAT2) New Data Mask */
#define MCAN_NDAT2_ND53 MCAN_NDAT2_ND53_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT2_ND53_Msk instead */
#define MCAN_NDAT2_ND54_Pos 22 /**< (MCAN_NDAT2) New Data Position */
#define MCAN_NDAT2_ND54_Msk (0x1U << MCAN_NDAT2_ND54_Pos) /**< (MCAN_NDAT2) New Data Mask */
#define MCAN_NDAT2_ND54 MCAN_NDAT2_ND54_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT2_ND54_Msk instead */
#define MCAN_NDAT2_ND55_Pos 23 /**< (MCAN_NDAT2) New Data Position */
#define MCAN_NDAT2_ND55_Msk (0x1U << MCAN_NDAT2_ND55_Pos) /**< (MCAN_NDAT2) New Data Mask */
#define MCAN_NDAT2_ND55 MCAN_NDAT2_ND55_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT2_ND55_Msk instead */
#define MCAN_NDAT2_ND56_Pos 24 /**< (MCAN_NDAT2) New Data Position */
#define MCAN_NDAT2_ND56_Msk (0x1U << MCAN_NDAT2_ND56_Pos) /**< (MCAN_NDAT2) New Data Mask */
#define MCAN_NDAT2_ND56 MCAN_NDAT2_ND56_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT2_ND56_Msk instead */
#define MCAN_NDAT2_ND57_Pos 25 /**< (MCAN_NDAT2) New Data Position */
#define MCAN_NDAT2_ND57_Msk (0x1U << MCAN_NDAT2_ND57_Pos) /**< (MCAN_NDAT2) New Data Mask */
#define MCAN_NDAT2_ND57 MCAN_NDAT2_ND57_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT2_ND57_Msk instead */
#define MCAN_NDAT2_ND58_Pos 26 /**< (MCAN_NDAT2) New Data Position */
#define MCAN_NDAT2_ND58_Msk (0x1U << MCAN_NDAT2_ND58_Pos) /**< (MCAN_NDAT2) New Data Mask */
#define MCAN_NDAT2_ND58 MCAN_NDAT2_ND58_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT2_ND58_Msk instead */
#define MCAN_NDAT2_ND59_Pos 27 /**< (MCAN_NDAT2) New Data Position */
#define MCAN_NDAT2_ND59_Msk (0x1U << MCAN_NDAT2_ND59_Pos) /**< (MCAN_NDAT2) New Data Mask */
#define MCAN_NDAT2_ND59 MCAN_NDAT2_ND59_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT2_ND59_Msk instead */
#define MCAN_NDAT2_ND60_Pos 28 /**< (MCAN_NDAT2) New Data Position */
#define MCAN_NDAT2_ND60_Msk (0x1U << MCAN_NDAT2_ND60_Pos) /**< (MCAN_NDAT2) New Data Mask */
#define MCAN_NDAT2_ND60 MCAN_NDAT2_ND60_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT2_ND60_Msk instead */
#define MCAN_NDAT2_ND61_Pos 29 /**< (MCAN_NDAT2) New Data Position */
#define MCAN_NDAT2_ND61_Msk (0x1U << MCAN_NDAT2_ND61_Pos) /**< (MCAN_NDAT2) New Data Mask */
#define MCAN_NDAT2_ND61 MCAN_NDAT2_ND61_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT2_ND61_Msk instead */
#define MCAN_NDAT2_ND62_Pos 30 /**< (MCAN_NDAT2) New Data Position */
#define MCAN_NDAT2_ND62_Msk (0x1U << MCAN_NDAT2_ND62_Pos) /**< (MCAN_NDAT2) New Data Mask */
#define MCAN_NDAT2_ND62 MCAN_NDAT2_ND62_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT2_ND62_Msk instead */
#define MCAN_NDAT2_ND63_Pos 31 /**< (MCAN_NDAT2) New Data Position */
#define MCAN_NDAT2_ND63_Msk (0x1U << MCAN_NDAT2_ND63_Pos) /**< (MCAN_NDAT2) New Data Mask */
#define MCAN_NDAT2_ND63 MCAN_NDAT2_ND63_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_NDAT2_ND63_Msk instead */
#define MCAN_NDAT2_ND_Pos 0 /**< (MCAN_NDAT2 Position) New Data */
#define MCAN_NDAT2_ND_Msk (0xFFFFFFFFU << MCAN_NDAT2_ND_Pos) /**< (MCAN_NDAT2 Mask) ND */
#define MCAN_NDAT2_ND(value) (MCAN_NDAT2_ND_Msk & ((value) << MCAN_NDAT2_ND_Pos))
#define MCAN_NDAT2_MASK (0xFFFFFFFFU) /**< \deprecated (MCAN_NDAT2) Register MASK (Use MCAN_NDAT2_Msk instead) */
#define MCAN_NDAT2_Msk (0xFFFFFFFFU) /**< (MCAN_NDAT2) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- MCAN_RXF0C : (MCAN Offset: 0xa0) (R/W 32) Receive FIFO 0 Configuration Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t :2; /**< bit: 0..1 Reserved */
uint32_t F0SA:14; /**< bit: 2..15 Receive FIFO 0 Start Address */
uint32_t F0S:7; /**< bit: 16..22 Receive FIFO 0 Start Address */
uint32_t :1; /**< bit: 23 Reserved */
uint32_t F0WM:7; /**< bit: 24..30 Receive FIFO 0 Watermark */
uint32_t F0OM:1; /**< bit: 31 FIFO 0 Operation Mode */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} MCAN_RXF0C_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define MCAN_RXF0C_OFFSET (0xA0) /**< (MCAN_RXF0C) Receive FIFO 0 Configuration Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define MCAN_RXF0C_F0SA_Pos 2 /**< (MCAN_RXF0C) Receive FIFO 0 Start Address Position */
#define MCAN_RXF0C_F0SA_Msk (0x3FFFU << MCAN_RXF0C_F0SA_Pos) /**< (MCAN_RXF0C) Receive FIFO 0 Start Address Mask */
#define MCAN_RXF0C_F0SA(value) (MCAN_RXF0C_F0SA_Msk & ((value) << MCAN_RXF0C_F0SA_Pos))
#define MCAN_RXF0C_F0S_Pos 16 /**< (MCAN_RXF0C) Receive FIFO 0 Start Address Position */
#define MCAN_RXF0C_F0S_Msk (0x7FU << MCAN_RXF0C_F0S_Pos) /**< (MCAN_RXF0C) Receive FIFO 0 Start Address Mask */
#define MCAN_RXF0C_F0S(value) (MCAN_RXF0C_F0S_Msk & ((value) << MCAN_RXF0C_F0S_Pos))
#define MCAN_RXF0C_F0WM_Pos 24 /**< (MCAN_RXF0C) Receive FIFO 0 Watermark Position */
#define MCAN_RXF0C_F0WM_Msk (0x7FU << MCAN_RXF0C_F0WM_Pos) /**< (MCAN_RXF0C) Receive FIFO 0 Watermark Mask */
#define MCAN_RXF0C_F0WM(value) (MCAN_RXF0C_F0WM_Msk & ((value) << MCAN_RXF0C_F0WM_Pos))
#define MCAN_RXF0C_F0OM_Pos 31 /**< (MCAN_RXF0C) FIFO 0 Operation Mode Position */
#define MCAN_RXF0C_F0OM_Msk (0x1U << MCAN_RXF0C_F0OM_Pos) /**< (MCAN_RXF0C) FIFO 0 Operation Mode Mask */
#define MCAN_RXF0C_F0OM MCAN_RXF0C_F0OM_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_RXF0C_F0OM_Msk instead */
#define MCAN_RXF0C_MASK (0xFF7FFFFCU) /**< \deprecated (MCAN_RXF0C) Register MASK (Use MCAN_RXF0C_Msk instead) */
#define MCAN_RXF0C_Msk (0xFF7FFFFCU) /**< (MCAN_RXF0C) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- MCAN_RXF0S : (MCAN Offset: 0xa4) (R/ 32) Receive FIFO 0 Status Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t F0FL:7; /**< bit: 0..6 Receive FIFO 0 Fill Level */
uint32_t :1; /**< bit: 7 Reserved */
uint32_t F0GI:6; /**< bit: 8..13 Receive FIFO 0 Get Index */
uint32_t :2; /**< bit: 14..15 Reserved */
uint32_t F0PI:6; /**< bit: 16..21 Receive FIFO 0 Put Index */
uint32_t :2; /**< bit: 22..23 Reserved */
uint32_t F0F:1; /**< bit: 24 Receive FIFO 0 Fill Level */
uint32_t RF0L:1; /**< bit: 25 Receive FIFO 0 Message Lost */
uint32_t :6; /**< bit: 26..31 Reserved */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} MCAN_RXF0S_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define MCAN_RXF0S_OFFSET (0xA4) /**< (MCAN_RXF0S) Receive FIFO 0 Status Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define MCAN_RXF0S_F0FL_Pos 0 /**< (MCAN_RXF0S) Receive FIFO 0 Fill Level Position */
#define MCAN_RXF0S_F0FL_Msk (0x7FU << MCAN_RXF0S_F0FL_Pos) /**< (MCAN_RXF0S) Receive FIFO 0 Fill Level Mask */
#define MCAN_RXF0S_F0FL(value) (MCAN_RXF0S_F0FL_Msk & ((value) << MCAN_RXF0S_F0FL_Pos))
#define MCAN_RXF0S_F0GI_Pos 8 /**< (MCAN_RXF0S) Receive FIFO 0 Get Index Position */
#define MCAN_RXF0S_F0GI_Msk (0x3FU << MCAN_RXF0S_F0GI_Pos) /**< (MCAN_RXF0S) Receive FIFO 0 Get Index Mask */
#define MCAN_RXF0S_F0GI(value) (MCAN_RXF0S_F0GI_Msk & ((value) << MCAN_RXF0S_F0GI_Pos))
#define MCAN_RXF0S_F0PI_Pos 16 /**< (MCAN_RXF0S) Receive FIFO 0 Put Index Position */
#define MCAN_RXF0S_F0PI_Msk (0x3FU << MCAN_RXF0S_F0PI_Pos) /**< (MCAN_RXF0S) Receive FIFO 0 Put Index Mask */
#define MCAN_RXF0S_F0PI(value) (MCAN_RXF0S_F0PI_Msk & ((value) << MCAN_RXF0S_F0PI_Pos))
#define MCAN_RXF0S_F0F_Pos 24 /**< (MCAN_RXF0S) Receive FIFO 0 Fill Level Position */
#define MCAN_RXF0S_F0F_Msk (0x1U << MCAN_RXF0S_F0F_Pos) /**< (MCAN_RXF0S) Receive FIFO 0 Fill Level Mask */
#define MCAN_RXF0S_F0F MCAN_RXF0S_F0F_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_RXF0S_F0F_Msk instead */
#define MCAN_RXF0S_RF0L_Pos 25 /**< (MCAN_RXF0S) Receive FIFO 0 Message Lost Position */
#define MCAN_RXF0S_RF0L_Msk (0x1U << MCAN_RXF0S_RF0L_Pos) /**< (MCAN_RXF0S) Receive FIFO 0 Message Lost Mask */
#define MCAN_RXF0S_RF0L MCAN_RXF0S_RF0L_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_RXF0S_RF0L_Msk instead */
#define MCAN_RXF0S_MASK (0x33F3F7FU) /**< \deprecated (MCAN_RXF0S) Register MASK (Use MCAN_RXF0S_Msk instead) */
#define MCAN_RXF0S_Msk (0x33F3F7FU) /**< (MCAN_RXF0S) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- MCAN_RXF0A : (MCAN Offset: 0xa8) (R/W 32) Receive FIFO 0 Acknowledge Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t F0AI:6; /**< bit: 0..5 Receive FIFO 0 Acknowledge Index */
uint32_t :26; /**< bit: 6..31 Reserved */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} MCAN_RXF0A_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define MCAN_RXF0A_OFFSET (0xA8) /**< (MCAN_RXF0A) Receive FIFO 0 Acknowledge Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define MCAN_RXF0A_F0AI_Pos 0 /**< (MCAN_RXF0A) Receive FIFO 0 Acknowledge Index Position */
#define MCAN_RXF0A_F0AI_Msk (0x3FU << MCAN_RXF0A_F0AI_Pos) /**< (MCAN_RXF0A) Receive FIFO 0 Acknowledge Index Mask */
#define MCAN_RXF0A_F0AI(value) (MCAN_RXF0A_F0AI_Msk & ((value) << MCAN_RXF0A_F0AI_Pos))
#define MCAN_RXF0A_MASK (0x3FU) /**< \deprecated (MCAN_RXF0A) Register MASK (Use MCAN_RXF0A_Msk instead) */
#define MCAN_RXF0A_Msk (0x3FU) /**< (MCAN_RXF0A) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- MCAN_RXBC : (MCAN Offset: 0xac) (R/W 32) Receive Rx Buffer Configuration Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t :2; /**< bit: 0..1 Reserved */
uint32_t RBSA:14; /**< bit: 2..15 Receive Buffer Start Address */
uint32_t :16; /**< bit: 16..31 Reserved */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} MCAN_RXBC_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define MCAN_RXBC_OFFSET (0xAC) /**< (MCAN_RXBC) Receive Rx Buffer Configuration Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define MCAN_RXBC_RBSA_Pos 2 /**< (MCAN_RXBC) Receive Buffer Start Address Position */
#define MCAN_RXBC_RBSA_Msk (0x3FFFU << MCAN_RXBC_RBSA_Pos) /**< (MCAN_RXBC) Receive Buffer Start Address Mask */
#define MCAN_RXBC_RBSA(value) (MCAN_RXBC_RBSA_Msk & ((value) << MCAN_RXBC_RBSA_Pos))
#define MCAN_RXBC_MASK (0xFFFCU) /**< \deprecated (MCAN_RXBC) Register MASK (Use MCAN_RXBC_Msk instead) */
#define MCAN_RXBC_Msk (0xFFFCU) /**< (MCAN_RXBC) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- MCAN_RXF1C : (MCAN Offset: 0xb0) (R/W 32) Receive FIFO 1 Configuration Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t :2; /**< bit: 0..1 Reserved */
uint32_t F1SA:14; /**< bit: 2..15 Receive FIFO 1 Start Address */
uint32_t F1S:7; /**< bit: 16..22 Receive FIFO 1 Start Address */
uint32_t :1; /**< bit: 23 Reserved */
uint32_t F1WM:7; /**< bit: 24..30 Receive FIFO 1 Watermark */
uint32_t F1OM:1; /**< bit: 31 FIFO 1 Operation Mode */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} MCAN_RXF1C_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define MCAN_RXF1C_OFFSET (0xB0) /**< (MCAN_RXF1C) Receive FIFO 1 Configuration Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define MCAN_RXF1C_F1SA_Pos 2 /**< (MCAN_RXF1C) Receive FIFO 1 Start Address Position */
#define MCAN_RXF1C_F1SA_Msk (0x3FFFU << MCAN_RXF1C_F1SA_Pos) /**< (MCAN_RXF1C) Receive FIFO 1 Start Address Mask */
#define MCAN_RXF1C_F1SA(value) (MCAN_RXF1C_F1SA_Msk & ((value) << MCAN_RXF1C_F1SA_Pos))
#define MCAN_RXF1C_F1S_Pos 16 /**< (MCAN_RXF1C) Receive FIFO 1 Start Address Position */
#define MCAN_RXF1C_F1S_Msk (0x7FU << MCAN_RXF1C_F1S_Pos) /**< (MCAN_RXF1C) Receive FIFO 1 Start Address Mask */
#define MCAN_RXF1C_F1S(value) (MCAN_RXF1C_F1S_Msk & ((value) << MCAN_RXF1C_F1S_Pos))
#define MCAN_RXF1C_F1WM_Pos 24 /**< (MCAN_RXF1C) Receive FIFO 1 Watermark Position */
#define MCAN_RXF1C_F1WM_Msk (0x7FU << MCAN_RXF1C_F1WM_Pos) /**< (MCAN_RXF1C) Receive FIFO 1 Watermark Mask */
#define MCAN_RXF1C_F1WM(value) (MCAN_RXF1C_F1WM_Msk & ((value) << MCAN_RXF1C_F1WM_Pos))
#define MCAN_RXF1C_F1OM_Pos 31 /**< (MCAN_RXF1C) FIFO 1 Operation Mode Position */
#define MCAN_RXF1C_F1OM_Msk (0x1U << MCAN_RXF1C_F1OM_Pos) /**< (MCAN_RXF1C) FIFO 1 Operation Mode Mask */
#define MCAN_RXF1C_F1OM MCAN_RXF1C_F1OM_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_RXF1C_F1OM_Msk instead */
#define MCAN_RXF1C_MASK (0xFF7FFFFCU) /**< \deprecated (MCAN_RXF1C) Register MASK (Use MCAN_RXF1C_Msk instead) */
#define MCAN_RXF1C_Msk (0xFF7FFFFCU) /**< (MCAN_RXF1C) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- MCAN_RXF1S : (MCAN Offset: 0xb4) (R/ 32) Receive FIFO 1 Status Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t F1FL:7; /**< bit: 0..6 Receive FIFO 1 Fill Level */
uint32_t :1; /**< bit: 7 Reserved */
uint32_t F1GI:6; /**< bit: 8..13 Receive FIFO 1 Get Index */
uint32_t :2; /**< bit: 14..15 Reserved */
uint32_t F1PI:6; /**< bit: 16..21 Receive FIFO 1 Put Index */
uint32_t :2; /**< bit: 22..23 Reserved */
uint32_t F1F:1; /**< bit: 24 Receive FIFO 1 Fill Level */
uint32_t RF1L:1; /**< bit: 25 Receive FIFO 1 Message Lost */
uint32_t :4; /**< bit: 26..29 Reserved */
uint32_t DMS:2; /**< bit: 30..31 Debug Message Status */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} MCAN_RXF1S_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define MCAN_RXF1S_OFFSET (0xB4) /**< (MCAN_RXF1S) Receive FIFO 1 Status Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define MCAN_RXF1S_F1FL_Pos 0 /**< (MCAN_RXF1S) Receive FIFO 1 Fill Level Position */
#define MCAN_RXF1S_F1FL_Msk (0x7FU << MCAN_RXF1S_F1FL_Pos) /**< (MCAN_RXF1S) Receive FIFO 1 Fill Level Mask */
#define MCAN_RXF1S_F1FL(value) (MCAN_RXF1S_F1FL_Msk & ((value) << MCAN_RXF1S_F1FL_Pos))
#define MCAN_RXF1S_F1GI_Pos 8 /**< (MCAN_RXF1S) Receive FIFO 1 Get Index Position */
#define MCAN_RXF1S_F1GI_Msk (0x3FU << MCAN_RXF1S_F1GI_Pos) /**< (MCAN_RXF1S) Receive FIFO 1 Get Index Mask */
#define MCAN_RXF1S_F1GI(value) (MCAN_RXF1S_F1GI_Msk & ((value) << MCAN_RXF1S_F1GI_Pos))
#define MCAN_RXF1S_F1PI_Pos 16 /**< (MCAN_RXF1S) Receive FIFO 1 Put Index Position */
#define MCAN_RXF1S_F1PI_Msk (0x3FU << MCAN_RXF1S_F1PI_Pos) /**< (MCAN_RXF1S) Receive FIFO 1 Put Index Mask */
#define MCAN_RXF1S_F1PI(value) (MCAN_RXF1S_F1PI_Msk & ((value) << MCAN_RXF1S_F1PI_Pos))
#define MCAN_RXF1S_F1F_Pos 24 /**< (MCAN_RXF1S) Receive FIFO 1 Fill Level Position */
#define MCAN_RXF1S_F1F_Msk (0x1U << MCAN_RXF1S_F1F_Pos) /**< (MCAN_RXF1S) Receive FIFO 1 Fill Level Mask */
#define MCAN_RXF1S_F1F MCAN_RXF1S_F1F_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_RXF1S_F1F_Msk instead */
#define MCAN_RXF1S_RF1L_Pos 25 /**< (MCAN_RXF1S) Receive FIFO 1 Message Lost Position */
#define MCAN_RXF1S_RF1L_Msk (0x1U << MCAN_RXF1S_RF1L_Pos) /**< (MCAN_RXF1S) Receive FIFO 1 Message Lost Mask */
#define MCAN_RXF1S_RF1L MCAN_RXF1S_RF1L_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_RXF1S_RF1L_Msk instead */
#define MCAN_RXF1S_DMS_Pos 30 /**< (MCAN_RXF1S) Debug Message Status Position */
#define MCAN_RXF1S_DMS_Msk (0x3U << MCAN_RXF1S_DMS_Pos) /**< (MCAN_RXF1S) Debug Message Status Mask */
#define MCAN_RXF1S_DMS(value) (MCAN_RXF1S_DMS_Msk & ((value) << MCAN_RXF1S_DMS_Pos))
#define MCAN_RXF1S_DMS_IDLE_Val (0x0U) /**< (MCAN_RXF1S) Idle state, wait for reception of debug messages, DMA request is cleared. */
#define MCAN_RXF1S_DMS_MSG_A_Val (0x1U) /**< (MCAN_RXF1S) Debug message A received. */
#define MCAN_RXF1S_DMS_MSG_AB_Val (0x2U) /**< (MCAN_RXF1S) Debug messages A, B received. */
#define MCAN_RXF1S_DMS_MSG_ABC_Val (0x3U) /**< (MCAN_RXF1S) Debug messages A, B, C received, DMA request is set. */
#define MCAN_RXF1S_DMS_IDLE (MCAN_RXF1S_DMS_IDLE_Val << MCAN_RXF1S_DMS_Pos) /**< (MCAN_RXF1S) Idle state, wait for reception of debug messages, DMA request is cleared. Position */
#define MCAN_RXF1S_DMS_MSG_A (MCAN_RXF1S_DMS_MSG_A_Val << MCAN_RXF1S_DMS_Pos) /**< (MCAN_RXF1S) Debug message A received. Position */
#define MCAN_RXF1S_DMS_MSG_AB (MCAN_RXF1S_DMS_MSG_AB_Val << MCAN_RXF1S_DMS_Pos) /**< (MCAN_RXF1S) Debug messages A, B received. Position */
#define MCAN_RXF1S_DMS_MSG_ABC (MCAN_RXF1S_DMS_MSG_ABC_Val << MCAN_RXF1S_DMS_Pos) /**< (MCAN_RXF1S) Debug messages A, B, C received, DMA request is set. Position */
#define MCAN_RXF1S_MASK (0xC33F3F7FU) /**< \deprecated (MCAN_RXF1S) Register MASK (Use MCAN_RXF1S_Msk instead) */
#define MCAN_RXF1S_Msk (0xC33F3F7FU) /**< (MCAN_RXF1S) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- MCAN_RXF1A : (MCAN Offset: 0xb8) (R/W 32) Receive FIFO 1 Acknowledge Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t F1AI:6; /**< bit: 0..5 Receive FIFO 1 Acknowledge Index */
uint32_t :26; /**< bit: 6..31 Reserved */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} MCAN_RXF1A_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define MCAN_RXF1A_OFFSET (0xB8) /**< (MCAN_RXF1A) Receive FIFO 1 Acknowledge Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define MCAN_RXF1A_F1AI_Pos 0 /**< (MCAN_RXF1A) Receive FIFO 1 Acknowledge Index Position */
#define MCAN_RXF1A_F1AI_Msk (0x3FU << MCAN_RXF1A_F1AI_Pos) /**< (MCAN_RXF1A) Receive FIFO 1 Acknowledge Index Mask */
#define MCAN_RXF1A_F1AI(value) (MCAN_RXF1A_F1AI_Msk & ((value) << MCAN_RXF1A_F1AI_Pos))
#define MCAN_RXF1A_MASK (0x3FU) /**< \deprecated (MCAN_RXF1A) Register MASK (Use MCAN_RXF1A_Msk instead) */
#define MCAN_RXF1A_Msk (0x3FU) /**< (MCAN_RXF1A) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- MCAN_RXESC : (MCAN Offset: 0xbc) (R/W 32) Receive Buffer / FIFO Element Size Configuration Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t F0DS:3; /**< bit: 0..2 Receive FIFO 0 Data Field Size */
uint32_t :1; /**< bit: 3 Reserved */
uint32_t F1DS:3; /**< bit: 4..6 Receive FIFO 1 Data Field Size */
uint32_t :1; /**< bit: 7 Reserved */
uint32_t RBDS:3; /**< bit: 8..10 Receive Buffer Data Field Size */
uint32_t :21; /**< bit: 11..31 Reserved */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} MCAN_RXESC_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define MCAN_RXESC_OFFSET (0xBC) /**< (MCAN_RXESC) Receive Buffer / FIFO Element Size Configuration Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define MCAN_RXESC_F0DS_Pos 0 /**< (MCAN_RXESC) Receive FIFO 0 Data Field Size Position */
#define MCAN_RXESC_F0DS_Msk (0x7U << MCAN_RXESC_F0DS_Pos) /**< (MCAN_RXESC) Receive FIFO 0 Data Field Size Mask */
#define MCAN_RXESC_F0DS(value) (MCAN_RXESC_F0DS_Msk & ((value) << MCAN_RXESC_F0DS_Pos))
#define MCAN_RXESC_F0DS_8_BYTE_Val (0x0U) /**< (MCAN_RXESC) 8-byte data field */
#define MCAN_RXESC_F0DS_12_BYTE_Val (0x1U) /**< (MCAN_RXESC) 12-byte data field */
#define MCAN_RXESC_F0DS_16_BYTE_Val (0x2U) /**< (MCAN_RXESC) 16-byte data field */
#define MCAN_RXESC_F0DS_20_BYTE_Val (0x3U) /**< (MCAN_RXESC) 20-byte data field */
#define MCAN_RXESC_F0DS_24_BYTE_Val (0x4U) /**< (MCAN_RXESC) 24-byte data field */
#define MCAN_RXESC_F0DS_32_BYTE_Val (0x5U) /**< (MCAN_RXESC) 32-byte data field */
#define MCAN_RXESC_F0DS_48_BYTE_Val (0x6U) /**< (MCAN_RXESC) 48-byte data field */
#define MCAN_RXESC_F0DS_64_BYTE_Val (0x7U) /**< (MCAN_RXESC) 64-byte data field */
#define MCAN_RXESC_F0DS_8_BYTE (MCAN_RXESC_F0DS_8_BYTE_Val << MCAN_RXESC_F0DS_Pos) /**< (MCAN_RXESC) 8-byte data field Position */
#define MCAN_RXESC_F0DS_12_BYTE (MCAN_RXESC_F0DS_12_BYTE_Val << MCAN_RXESC_F0DS_Pos) /**< (MCAN_RXESC) 12-byte data field Position */
#define MCAN_RXESC_F0DS_16_BYTE (MCAN_RXESC_F0DS_16_BYTE_Val << MCAN_RXESC_F0DS_Pos) /**< (MCAN_RXESC) 16-byte data field Position */
#define MCAN_RXESC_F0DS_20_BYTE (MCAN_RXESC_F0DS_20_BYTE_Val << MCAN_RXESC_F0DS_Pos) /**< (MCAN_RXESC) 20-byte data field Position */
#define MCAN_RXESC_F0DS_24_BYTE (MCAN_RXESC_F0DS_24_BYTE_Val << MCAN_RXESC_F0DS_Pos) /**< (MCAN_RXESC) 24-byte data field Position */
#define MCAN_RXESC_F0DS_32_BYTE (MCAN_RXESC_F0DS_32_BYTE_Val << MCAN_RXESC_F0DS_Pos) /**< (MCAN_RXESC) 32-byte data field Position */
#define MCAN_RXESC_F0DS_48_BYTE (MCAN_RXESC_F0DS_48_BYTE_Val << MCAN_RXESC_F0DS_Pos) /**< (MCAN_RXESC) 48-byte data field Position */
#define MCAN_RXESC_F0DS_64_BYTE (MCAN_RXESC_F0DS_64_BYTE_Val << MCAN_RXESC_F0DS_Pos) /**< (MCAN_RXESC) 64-byte data field Position */
#define MCAN_RXESC_F1DS_Pos 4 /**< (MCAN_RXESC) Receive FIFO 1 Data Field Size Position */
#define MCAN_RXESC_F1DS_Msk (0x7U << MCAN_RXESC_F1DS_Pos) /**< (MCAN_RXESC) Receive FIFO 1 Data Field Size Mask */
#define MCAN_RXESC_F1DS(value) (MCAN_RXESC_F1DS_Msk & ((value) << MCAN_RXESC_F1DS_Pos))
#define MCAN_RXESC_F1DS_8_BYTE_Val (0x0U) /**< (MCAN_RXESC) 8-byte data field */
#define MCAN_RXESC_F1DS_12_BYTE_Val (0x1U) /**< (MCAN_RXESC) 12-byte data field */
#define MCAN_RXESC_F1DS_16_BYTE_Val (0x2U) /**< (MCAN_RXESC) 16-byte data field */
#define MCAN_RXESC_F1DS_20_BYTE_Val (0x3U) /**< (MCAN_RXESC) 20-byte data field */
#define MCAN_RXESC_F1DS_24_BYTE_Val (0x4U) /**< (MCAN_RXESC) 24-byte data field */
#define MCAN_RXESC_F1DS_32_BYTE_Val (0x5U) /**< (MCAN_RXESC) 32-byte data field */
#define MCAN_RXESC_F1DS_48_BYTE_Val (0x6U) /**< (MCAN_RXESC) 48-byte data field */
#define MCAN_RXESC_F1DS_64_BYTE_Val (0x7U) /**< (MCAN_RXESC) 64-byte data field */
#define MCAN_RXESC_F1DS_8_BYTE (MCAN_RXESC_F1DS_8_BYTE_Val << MCAN_RXESC_F1DS_Pos) /**< (MCAN_RXESC) 8-byte data field Position */
#define MCAN_RXESC_F1DS_12_BYTE (MCAN_RXESC_F1DS_12_BYTE_Val << MCAN_RXESC_F1DS_Pos) /**< (MCAN_RXESC) 12-byte data field Position */
#define MCAN_RXESC_F1DS_16_BYTE (MCAN_RXESC_F1DS_16_BYTE_Val << MCAN_RXESC_F1DS_Pos) /**< (MCAN_RXESC) 16-byte data field Position */
#define MCAN_RXESC_F1DS_20_BYTE (MCAN_RXESC_F1DS_20_BYTE_Val << MCAN_RXESC_F1DS_Pos) /**< (MCAN_RXESC) 20-byte data field Position */
#define MCAN_RXESC_F1DS_24_BYTE (MCAN_RXESC_F1DS_24_BYTE_Val << MCAN_RXESC_F1DS_Pos) /**< (MCAN_RXESC) 24-byte data field Position */
#define MCAN_RXESC_F1DS_32_BYTE (MCAN_RXESC_F1DS_32_BYTE_Val << MCAN_RXESC_F1DS_Pos) /**< (MCAN_RXESC) 32-byte data field Position */
#define MCAN_RXESC_F1DS_48_BYTE (MCAN_RXESC_F1DS_48_BYTE_Val << MCAN_RXESC_F1DS_Pos) /**< (MCAN_RXESC) 48-byte data field Position */
#define MCAN_RXESC_F1DS_64_BYTE (MCAN_RXESC_F1DS_64_BYTE_Val << MCAN_RXESC_F1DS_Pos) /**< (MCAN_RXESC) 64-byte data field Position */
#define MCAN_RXESC_RBDS_Pos 8 /**< (MCAN_RXESC) Receive Buffer Data Field Size Position */
#define MCAN_RXESC_RBDS_Msk (0x7U << MCAN_RXESC_RBDS_Pos) /**< (MCAN_RXESC) Receive Buffer Data Field Size Mask */
#define MCAN_RXESC_RBDS(value) (MCAN_RXESC_RBDS_Msk & ((value) << MCAN_RXESC_RBDS_Pos))
#define MCAN_RXESC_RBDS_8_BYTE_Val (0x0U) /**< (MCAN_RXESC) 8-byte data field */
#define MCAN_RXESC_RBDS_12_BYTE_Val (0x1U) /**< (MCAN_RXESC) 12-byte data field */
#define MCAN_RXESC_RBDS_16_BYTE_Val (0x2U) /**< (MCAN_RXESC) 16-byte data field */
#define MCAN_RXESC_RBDS_20_BYTE_Val (0x3U) /**< (MCAN_RXESC) 20-byte data field */
#define MCAN_RXESC_RBDS_24_BYTE_Val (0x4U) /**< (MCAN_RXESC) 24-byte data field */
#define MCAN_RXESC_RBDS_32_BYTE_Val (0x5U) /**< (MCAN_RXESC) 32-byte data field */
#define MCAN_RXESC_RBDS_48_BYTE_Val (0x6U) /**< (MCAN_RXESC) 48-byte data field */
#define MCAN_RXESC_RBDS_64_BYTE_Val (0x7U) /**< (MCAN_RXESC) 64-byte data field */
#define MCAN_RXESC_RBDS_8_BYTE (MCAN_RXESC_RBDS_8_BYTE_Val << MCAN_RXESC_RBDS_Pos) /**< (MCAN_RXESC) 8-byte data field Position */
#define MCAN_RXESC_RBDS_12_BYTE (MCAN_RXESC_RBDS_12_BYTE_Val << MCAN_RXESC_RBDS_Pos) /**< (MCAN_RXESC) 12-byte data field Position */
#define MCAN_RXESC_RBDS_16_BYTE (MCAN_RXESC_RBDS_16_BYTE_Val << MCAN_RXESC_RBDS_Pos) /**< (MCAN_RXESC) 16-byte data field Position */
#define MCAN_RXESC_RBDS_20_BYTE (MCAN_RXESC_RBDS_20_BYTE_Val << MCAN_RXESC_RBDS_Pos) /**< (MCAN_RXESC) 20-byte data field Position */
#define MCAN_RXESC_RBDS_24_BYTE (MCAN_RXESC_RBDS_24_BYTE_Val << MCAN_RXESC_RBDS_Pos) /**< (MCAN_RXESC) 24-byte data field Position */
#define MCAN_RXESC_RBDS_32_BYTE (MCAN_RXESC_RBDS_32_BYTE_Val << MCAN_RXESC_RBDS_Pos) /**< (MCAN_RXESC) 32-byte data field Position */
#define MCAN_RXESC_RBDS_48_BYTE (MCAN_RXESC_RBDS_48_BYTE_Val << MCAN_RXESC_RBDS_Pos) /**< (MCAN_RXESC) 48-byte data field Position */
#define MCAN_RXESC_RBDS_64_BYTE (MCAN_RXESC_RBDS_64_BYTE_Val << MCAN_RXESC_RBDS_Pos) /**< (MCAN_RXESC) 64-byte data field Position */
#define MCAN_RXESC_MASK (0x777U) /**< \deprecated (MCAN_RXESC) Register MASK (Use MCAN_RXESC_Msk instead) */
#define MCAN_RXESC_Msk (0x777U) /**< (MCAN_RXESC) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- MCAN_TXBC : (MCAN Offset: 0xc0) (R/W 32) Transmit Buffer Configuration Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t :2; /**< bit: 0..1 Reserved */
uint32_t TBSA:14; /**< bit: 2..15 Tx Buffers Start Address */
uint32_t NDTB:6; /**< bit: 16..21 Number of Dedicated Transmit Buffers */
uint32_t :2; /**< bit: 22..23 Reserved */
uint32_t TFQS:6; /**< bit: 24..29 Transmit FIFO/Queue Size */
uint32_t TFQM:1; /**< bit: 30 Tx FIFO/Queue Mode */
uint32_t :1; /**< bit: 31 Reserved */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} MCAN_TXBC_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define MCAN_TXBC_OFFSET (0xC0) /**< (MCAN_TXBC) Transmit Buffer Configuration Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define MCAN_TXBC_TBSA_Pos 2 /**< (MCAN_TXBC) Tx Buffers Start Address Position */
#define MCAN_TXBC_TBSA_Msk (0x3FFFU << MCAN_TXBC_TBSA_Pos) /**< (MCAN_TXBC) Tx Buffers Start Address Mask */
#define MCAN_TXBC_TBSA(value) (MCAN_TXBC_TBSA_Msk & ((value) << MCAN_TXBC_TBSA_Pos))
#define MCAN_TXBC_NDTB_Pos 16 /**< (MCAN_TXBC) Number of Dedicated Transmit Buffers Position */
#define MCAN_TXBC_NDTB_Msk (0x3FU << MCAN_TXBC_NDTB_Pos) /**< (MCAN_TXBC) Number of Dedicated Transmit Buffers Mask */
#define MCAN_TXBC_NDTB(value) (MCAN_TXBC_NDTB_Msk & ((value) << MCAN_TXBC_NDTB_Pos))
#define MCAN_TXBC_TFQS_Pos 24 /**< (MCAN_TXBC) Transmit FIFO/Queue Size Position */
#define MCAN_TXBC_TFQS_Msk (0x3FU << MCAN_TXBC_TFQS_Pos) /**< (MCAN_TXBC) Transmit FIFO/Queue Size Mask */
#define MCAN_TXBC_TFQS(value) (MCAN_TXBC_TFQS_Msk & ((value) << MCAN_TXBC_TFQS_Pos))
#define MCAN_TXBC_TFQM_Pos 30 /**< (MCAN_TXBC) Tx FIFO/Queue Mode Position */
#define MCAN_TXBC_TFQM_Msk (0x1U << MCAN_TXBC_TFQM_Pos) /**< (MCAN_TXBC) Tx FIFO/Queue Mode Mask */
#define MCAN_TXBC_TFQM MCAN_TXBC_TFQM_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBC_TFQM_Msk instead */
#define MCAN_TXBC_MASK (0x7F3FFFFCU) /**< \deprecated (MCAN_TXBC) Register MASK (Use MCAN_TXBC_Msk instead) */
#define MCAN_TXBC_Msk (0x7F3FFFFCU) /**< (MCAN_TXBC) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- MCAN_TXFQS : (MCAN Offset: 0xc4) (R/ 32) Transmit FIFO/Queue Status Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t TFFL:6; /**< bit: 0..5 Tx FIFO Free Level */
uint32_t :2; /**< bit: 6..7 Reserved */
uint32_t TFGI:5; /**< bit: 8..12 Tx FIFO Get Index */
uint32_t :3; /**< bit: 13..15 Reserved */
uint32_t TFQPI:5; /**< bit: 16..20 Tx FIFO/Queue Put Index */
uint32_t TFQF:1; /**< bit: 21 Tx FIFO/Queue Full */
uint32_t :10; /**< bit: 22..31 Reserved */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} MCAN_TXFQS_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define MCAN_TXFQS_OFFSET (0xC4) /**< (MCAN_TXFQS) Transmit FIFO/Queue Status Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define MCAN_TXFQS_TFFL_Pos 0 /**< (MCAN_TXFQS) Tx FIFO Free Level Position */
#define MCAN_TXFQS_TFFL_Msk (0x3FU << MCAN_TXFQS_TFFL_Pos) /**< (MCAN_TXFQS) Tx FIFO Free Level Mask */
#define MCAN_TXFQS_TFFL(value) (MCAN_TXFQS_TFFL_Msk & ((value) << MCAN_TXFQS_TFFL_Pos))
#define MCAN_TXFQS_TFGI_Pos 8 /**< (MCAN_TXFQS) Tx FIFO Get Index Position */
#define MCAN_TXFQS_TFGI_Msk (0x1FU << MCAN_TXFQS_TFGI_Pos) /**< (MCAN_TXFQS) Tx FIFO Get Index Mask */
#define MCAN_TXFQS_TFGI(value) (MCAN_TXFQS_TFGI_Msk & ((value) << MCAN_TXFQS_TFGI_Pos))
#define MCAN_TXFQS_TFQPI_Pos 16 /**< (MCAN_TXFQS) Tx FIFO/Queue Put Index Position */
#define MCAN_TXFQS_TFQPI_Msk (0x1FU << MCAN_TXFQS_TFQPI_Pos) /**< (MCAN_TXFQS) Tx FIFO/Queue Put Index Mask */
#define MCAN_TXFQS_TFQPI(value) (MCAN_TXFQS_TFQPI_Msk & ((value) << MCAN_TXFQS_TFQPI_Pos))
#define MCAN_TXFQS_TFQF_Pos 21 /**< (MCAN_TXFQS) Tx FIFO/Queue Full Position */
#define MCAN_TXFQS_TFQF_Msk (0x1U << MCAN_TXFQS_TFQF_Pos) /**< (MCAN_TXFQS) Tx FIFO/Queue Full Mask */
#define MCAN_TXFQS_TFQF MCAN_TXFQS_TFQF_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXFQS_TFQF_Msk instead */
#define MCAN_TXFQS_MASK (0x3F1F3FU) /**< \deprecated (MCAN_TXFQS) Register MASK (Use MCAN_TXFQS_Msk instead) */
#define MCAN_TXFQS_Msk (0x3F1F3FU) /**< (MCAN_TXFQS) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- MCAN_TXESC : (MCAN Offset: 0xc8) (R/W 32) Transmit Buffer Element Size Configuration Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t TBDS:3; /**< bit: 0..2 Tx Buffer Data Field Size */
uint32_t :29; /**< bit: 3..31 Reserved */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} MCAN_TXESC_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define MCAN_TXESC_OFFSET (0xC8) /**< (MCAN_TXESC) Transmit Buffer Element Size Configuration Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define MCAN_TXESC_TBDS_Pos 0 /**< (MCAN_TXESC) Tx Buffer Data Field Size Position */
#define MCAN_TXESC_TBDS_Msk (0x7U << MCAN_TXESC_TBDS_Pos) /**< (MCAN_TXESC) Tx Buffer Data Field Size Mask */
#define MCAN_TXESC_TBDS(value) (MCAN_TXESC_TBDS_Msk & ((value) << MCAN_TXESC_TBDS_Pos))
#define MCAN_TXESC_TBDS_8_BYTE_Val (0x0U) /**< (MCAN_TXESC) 8-byte data field */
#define MCAN_TXESC_TBDS_12_BYTE_Val (0x1U) /**< (MCAN_TXESC) 12-byte data field */
#define MCAN_TXESC_TBDS_16_BYTE_Val (0x2U) /**< (MCAN_TXESC) 16-byte data field */
#define MCAN_TXESC_TBDS_20_BYTE_Val (0x3U) /**< (MCAN_TXESC) 20-byte data field */
#define MCAN_TXESC_TBDS_24_BYTE_Val (0x4U) /**< (MCAN_TXESC) 24-byte data field */
#define MCAN_TXESC_TBDS_32_BYTE_Val (0x5U) /**< (MCAN_TXESC) 32-byte data field */
#define MCAN_TXESC_TBDS_48_BYTE_Val (0x6U) /**< (MCAN_TXESC) 4- byte data field */
#define MCAN_TXESC_TBDS_64_BYTE_Val (0x7U) /**< (MCAN_TXESC) 64-byte data field */
#define MCAN_TXESC_TBDS_8_BYTE (MCAN_TXESC_TBDS_8_BYTE_Val << MCAN_TXESC_TBDS_Pos) /**< (MCAN_TXESC) 8-byte data field Position */
#define MCAN_TXESC_TBDS_12_BYTE (MCAN_TXESC_TBDS_12_BYTE_Val << MCAN_TXESC_TBDS_Pos) /**< (MCAN_TXESC) 12-byte data field Position */
#define MCAN_TXESC_TBDS_16_BYTE (MCAN_TXESC_TBDS_16_BYTE_Val << MCAN_TXESC_TBDS_Pos) /**< (MCAN_TXESC) 16-byte data field Position */
#define MCAN_TXESC_TBDS_20_BYTE (MCAN_TXESC_TBDS_20_BYTE_Val << MCAN_TXESC_TBDS_Pos) /**< (MCAN_TXESC) 20-byte data field Position */
#define MCAN_TXESC_TBDS_24_BYTE (MCAN_TXESC_TBDS_24_BYTE_Val << MCAN_TXESC_TBDS_Pos) /**< (MCAN_TXESC) 24-byte data field Position */
#define MCAN_TXESC_TBDS_32_BYTE (MCAN_TXESC_TBDS_32_BYTE_Val << MCAN_TXESC_TBDS_Pos) /**< (MCAN_TXESC) 32-byte data field Position */
#define MCAN_TXESC_TBDS_48_BYTE (MCAN_TXESC_TBDS_48_BYTE_Val << MCAN_TXESC_TBDS_Pos) /**< (MCAN_TXESC) 4- byte data field Position */
#define MCAN_TXESC_TBDS_64_BYTE (MCAN_TXESC_TBDS_64_BYTE_Val << MCAN_TXESC_TBDS_Pos) /**< (MCAN_TXESC) 64-byte data field Position */
#define MCAN_TXESC_MASK (0x07U) /**< \deprecated (MCAN_TXESC) Register MASK (Use MCAN_TXESC_Msk instead) */
#define MCAN_TXESC_Msk (0x07U) /**< (MCAN_TXESC) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- MCAN_TXBRP : (MCAN Offset: 0xcc) (R/ 32) Transmit Buffer Request Pending Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t TRP0:1; /**< bit: 0 Transmission Request Pending for Buffer 0 */
uint32_t TRP1:1; /**< bit: 1 Transmission Request Pending for Buffer 1 */
uint32_t TRP2:1; /**< bit: 2 Transmission Request Pending for Buffer 2 */
uint32_t TRP3:1; /**< bit: 3 Transmission Request Pending for Buffer 3 */
uint32_t TRP4:1; /**< bit: 4 Transmission Request Pending for Buffer 4 */
uint32_t TRP5:1; /**< bit: 5 Transmission Request Pending for Buffer 5 */
uint32_t TRP6:1; /**< bit: 6 Transmission Request Pending for Buffer 6 */
uint32_t TRP7:1; /**< bit: 7 Transmission Request Pending for Buffer 7 */
uint32_t TRP8:1; /**< bit: 8 Transmission Request Pending for Buffer 8 */
uint32_t TRP9:1; /**< bit: 9 Transmission Request Pending for Buffer 9 */
uint32_t TRP10:1; /**< bit: 10 Transmission Request Pending for Buffer 10 */
uint32_t TRP11:1; /**< bit: 11 Transmission Request Pending for Buffer 11 */
uint32_t TRP12:1; /**< bit: 12 Transmission Request Pending for Buffer 12 */
uint32_t TRP13:1; /**< bit: 13 Transmission Request Pending for Buffer 13 */
uint32_t TRP14:1; /**< bit: 14 Transmission Request Pending for Buffer 14 */
uint32_t TRP15:1; /**< bit: 15 Transmission Request Pending for Buffer 15 */
uint32_t TRP16:1; /**< bit: 16 Transmission Request Pending for Buffer 16 */
uint32_t TRP17:1; /**< bit: 17 Transmission Request Pending for Buffer 17 */
uint32_t TRP18:1; /**< bit: 18 Transmission Request Pending for Buffer 18 */
uint32_t TRP19:1; /**< bit: 19 Transmission Request Pending for Buffer 19 */
uint32_t TRP20:1; /**< bit: 20 Transmission Request Pending for Buffer 20 */
uint32_t TRP21:1; /**< bit: 21 Transmission Request Pending for Buffer 21 */
uint32_t TRP22:1; /**< bit: 22 Transmission Request Pending for Buffer 22 */
uint32_t TRP23:1; /**< bit: 23 Transmission Request Pending for Buffer 23 */
uint32_t TRP24:1; /**< bit: 24 Transmission Request Pending for Buffer 24 */
uint32_t TRP25:1; /**< bit: 25 Transmission Request Pending for Buffer 25 */
uint32_t TRP26:1; /**< bit: 26 Transmission Request Pending for Buffer 26 */
uint32_t TRP27:1; /**< bit: 27 Transmission Request Pending for Buffer 27 */
uint32_t TRP28:1; /**< bit: 28 Transmission Request Pending for Buffer 28 */
uint32_t TRP29:1; /**< bit: 29 Transmission Request Pending for Buffer 29 */
uint32_t TRP30:1; /**< bit: 30 Transmission Request Pending for Buffer 30 */
uint32_t TRP31:1; /**< bit: 31 Transmission Request Pending for Buffer 31 */
} bit; /**< Structure used for bit access */
struct {
uint32_t TRP:32; /**< bit: 0..31 Transmission Request Pending for Buffer 3x */
} vec; /**< Structure used for vec access */
uint32_t reg; /**< Type used for register access */
} MCAN_TXBRP_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define MCAN_TXBRP_OFFSET (0xCC) /**< (MCAN_TXBRP) Transmit Buffer Request Pending Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define MCAN_TXBRP_TRP0_Pos 0 /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 0 Position */
#define MCAN_TXBRP_TRP0_Msk (0x1U << MCAN_TXBRP_TRP0_Pos) /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 0 Mask */
#define MCAN_TXBRP_TRP0 MCAN_TXBRP_TRP0_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBRP_TRP0_Msk instead */
#define MCAN_TXBRP_TRP1_Pos 1 /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 1 Position */
#define MCAN_TXBRP_TRP1_Msk (0x1U << MCAN_TXBRP_TRP1_Pos) /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 1 Mask */
#define MCAN_TXBRP_TRP1 MCAN_TXBRP_TRP1_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBRP_TRP1_Msk instead */
#define MCAN_TXBRP_TRP2_Pos 2 /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 2 Position */
#define MCAN_TXBRP_TRP2_Msk (0x1U << MCAN_TXBRP_TRP2_Pos) /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 2 Mask */
#define MCAN_TXBRP_TRP2 MCAN_TXBRP_TRP2_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBRP_TRP2_Msk instead */
#define MCAN_TXBRP_TRP3_Pos 3 /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 3 Position */
#define MCAN_TXBRP_TRP3_Msk (0x1U << MCAN_TXBRP_TRP3_Pos) /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 3 Mask */
#define MCAN_TXBRP_TRP3 MCAN_TXBRP_TRP3_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBRP_TRP3_Msk instead */
#define MCAN_TXBRP_TRP4_Pos 4 /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 4 Position */
#define MCAN_TXBRP_TRP4_Msk (0x1U << MCAN_TXBRP_TRP4_Pos) /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 4 Mask */
#define MCAN_TXBRP_TRP4 MCAN_TXBRP_TRP4_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBRP_TRP4_Msk instead */
#define MCAN_TXBRP_TRP5_Pos 5 /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 5 Position */
#define MCAN_TXBRP_TRP5_Msk (0x1U << MCAN_TXBRP_TRP5_Pos) /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 5 Mask */
#define MCAN_TXBRP_TRP5 MCAN_TXBRP_TRP5_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBRP_TRP5_Msk instead */
#define MCAN_TXBRP_TRP6_Pos 6 /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 6 Position */
#define MCAN_TXBRP_TRP6_Msk (0x1U << MCAN_TXBRP_TRP6_Pos) /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 6 Mask */
#define MCAN_TXBRP_TRP6 MCAN_TXBRP_TRP6_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBRP_TRP6_Msk instead */
#define MCAN_TXBRP_TRP7_Pos 7 /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 7 Position */
#define MCAN_TXBRP_TRP7_Msk (0x1U << MCAN_TXBRP_TRP7_Pos) /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 7 Mask */
#define MCAN_TXBRP_TRP7 MCAN_TXBRP_TRP7_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBRP_TRP7_Msk instead */
#define MCAN_TXBRP_TRP8_Pos 8 /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 8 Position */
#define MCAN_TXBRP_TRP8_Msk (0x1U << MCAN_TXBRP_TRP8_Pos) /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 8 Mask */
#define MCAN_TXBRP_TRP8 MCAN_TXBRP_TRP8_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBRP_TRP8_Msk instead */
#define MCAN_TXBRP_TRP9_Pos 9 /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 9 Position */
#define MCAN_TXBRP_TRP9_Msk (0x1U << MCAN_TXBRP_TRP9_Pos) /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 9 Mask */
#define MCAN_TXBRP_TRP9 MCAN_TXBRP_TRP9_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBRP_TRP9_Msk instead */
#define MCAN_TXBRP_TRP10_Pos 10 /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 10 Position */
#define MCAN_TXBRP_TRP10_Msk (0x1U << MCAN_TXBRP_TRP10_Pos) /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 10 Mask */
#define MCAN_TXBRP_TRP10 MCAN_TXBRP_TRP10_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBRP_TRP10_Msk instead */
#define MCAN_TXBRP_TRP11_Pos 11 /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 11 Position */
#define MCAN_TXBRP_TRP11_Msk (0x1U << MCAN_TXBRP_TRP11_Pos) /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 11 Mask */
#define MCAN_TXBRP_TRP11 MCAN_TXBRP_TRP11_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBRP_TRP11_Msk instead */
#define MCAN_TXBRP_TRP12_Pos 12 /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 12 Position */
#define MCAN_TXBRP_TRP12_Msk (0x1U << MCAN_TXBRP_TRP12_Pos) /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 12 Mask */
#define MCAN_TXBRP_TRP12 MCAN_TXBRP_TRP12_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBRP_TRP12_Msk instead */
#define MCAN_TXBRP_TRP13_Pos 13 /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 13 Position */
#define MCAN_TXBRP_TRP13_Msk (0x1U << MCAN_TXBRP_TRP13_Pos) /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 13 Mask */
#define MCAN_TXBRP_TRP13 MCAN_TXBRP_TRP13_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBRP_TRP13_Msk instead */
#define MCAN_TXBRP_TRP14_Pos 14 /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 14 Position */
#define MCAN_TXBRP_TRP14_Msk (0x1U << MCAN_TXBRP_TRP14_Pos) /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 14 Mask */
#define MCAN_TXBRP_TRP14 MCAN_TXBRP_TRP14_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBRP_TRP14_Msk instead */
#define MCAN_TXBRP_TRP15_Pos 15 /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 15 Position */
#define MCAN_TXBRP_TRP15_Msk (0x1U << MCAN_TXBRP_TRP15_Pos) /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 15 Mask */
#define MCAN_TXBRP_TRP15 MCAN_TXBRP_TRP15_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBRP_TRP15_Msk instead */
#define MCAN_TXBRP_TRP16_Pos 16 /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 16 Position */
#define MCAN_TXBRP_TRP16_Msk (0x1U << MCAN_TXBRP_TRP16_Pos) /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 16 Mask */
#define MCAN_TXBRP_TRP16 MCAN_TXBRP_TRP16_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBRP_TRP16_Msk instead */
#define MCAN_TXBRP_TRP17_Pos 17 /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 17 Position */
#define MCAN_TXBRP_TRP17_Msk (0x1U << MCAN_TXBRP_TRP17_Pos) /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 17 Mask */
#define MCAN_TXBRP_TRP17 MCAN_TXBRP_TRP17_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBRP_TRP17_Msk instead */
#define MCAN_TXBRP_TRP18_Pos 18 /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 18 Position */
#define MCAN_TXBRP_TRP18_Msk (0x1U << MCAN_TXBRP_TRP18_Pos) /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 18 Mask */
#define MCAN_TXBRP_TRP18 MCAN_TXBRP_TRP18_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBRP_TRP18_Msk instead */
#define MCAN_TXBRP_TRP19_Pos 19 /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 19 Position */
#define MCAN_TXBRP_TRP19_Msk (0x1U << MCAN_TXBRP_TRP19_Pos) /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 19 Mask */
#define MCAN_TXBRP_TRP19 MCAN_TXBRP_TRP19_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBRP_TRP19_Msk instead */
#define MCAN_TXBRP_TRP20_Pos 20 /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 20 Position */
#define MCAN_TXBRP_TRP20_Msk (0x1U << MCAN_TXBRP_TRP20_Pos) /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 20 Mask */
#define MCAN_TXBRP_TRP20 MCAN_TXBRP_TRP20_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBRP_TRP20_Msk instead */
#define MCAN_TXBRP_TRP21_Pos 21 /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 21 Position */
#define MCAN_TXBRP_TRP21_Msk (0x1U << MCAN_TXBRP_TRP21_Pos) /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 21 Mask */
#define MCAN_TXBRP_TRP21 MCAN_TXBRP_TRP21_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBRP_TRP21_Msk instead */
#define MCAN_TXBRP_TRP22_Pos 22 /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 22 Position */
#define MCAN_TXBRP_TRP22_Msk (0x1U << MCAN_TXBRP_TRP22_Pos) /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 22 Mask */
#define MCAN_TXBRP_TRP22 MCAN_TXBRP_TRP22_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBRP_TRP22_Msk instead */
#define MCAN_TXBRP_TRP23_Pos 23 /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 23 Position */
#define MCAN_TXBRP_TRP23_Msk (0x1U << MCAN_TXBRP_TRP23_Pos) /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 23 Mask */
#define MCAN_TXBRP_TRP23 MCAN_TXBRP_TRP23_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBRP_TRP23_Msk instead */
#define MCAN_TXBRP_TRP24_Pos 24 /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 24 Position */
#define MCAN_TXBRP_TRP24_Msk (0x1U << MCAN_TXBRP_TRP24_Pos) /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 24 Mask */
#define MCAN_TXBRP_TRP24 MCAN_TXBRP_TRP24_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBRP_TRP24_Msk instead */
#define MCAN_TXBRP_TRP25_Pos 25 /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 25 Position */
#define MCAN_TXBRP_TRP25_Msk (0x1U << MCAN_TXBRP_TRP25_Pos) /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 25 Mask */
#define MCAN_TXBRP_TRP25 MCAN_TXBRP_TRP25_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBRP_TRP25_Msk instead */
#define MCAN_TXBRP_TRP26_Pos 26 /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 26 Position */
#define MCAN_TXBRP_TRP26_Msk (0x1U << MCAN_TXBRP_TRP26_Pos) /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 26 Mask */
#define MCAN_TXBRP_TRP26 MCAN_TXBRP_TRP26_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBRP_TRP26_Msk instead */
#define MCAN_TXBRP_TRP27_Pos 27 /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 27 Position */
#define MCAN_TXBRP_TRP27_Msk (0x1U << MCAN_TXBRP_TRP27_Pos) /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 27 Mask */
#define MCAN_TXBRP_TRP27 MCAN_TXBRP_TRP27_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBRP_TRP27_Msk instead */
#define MCAN_TXBRP_TRP28_Pos 28 /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 28 Position */
#define MCAN_TXBRP_TRP28_Msk (0x1U << MCAN_TXBRP_TRP28_Pos) /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 28 Mask */
#define MCAN_TXBRP_TRP28 MCAN_TXBRP_TRP28_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBRP_TRP28_Msk instead */
#define MCAN_TXBRP_TRP29_Pos 29 /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 29 Position */
#define MCAN_TXBRP_TRP29_Msk (0x1U << MCAN_TXBRP_TRP29_Pos) /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 29 Mask */
#define MCAN_TXBRP_TRP29 MCAN_TXBRP_TRP29_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBRP_TRP29_Msk instead */
#define MCAN_TXBRP_TRP30_Pos 30 /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 30 Position */
#define MCAN_TXBRP_TRP30_Msk (0x1U << MCAN_TXBRP_TRP30_Pos) /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 30 Mask */
#define MCAN_TXBRP_TRP30 MCAN_TXBRP_TRP30_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBRP_TRP30_Msk instead */
#define MCAN_TXBRP_TRP31_Pos 31 /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 31 Position */
#define MCAN_TXBRP_TRP31_Msk (0x1U << MCAN_TXBRP_TRP31_Pos) /**< (MCAN_TXBRP) Transmission Request Pending for Buffer 31 Mask */
#define MCAN_TXBRP_TRP31 MCAN_TXBRP_TRP31_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBRP_TRP31_Msk instead */
#define MCAN_TXBRP_TRP_Pos 0 /**< (MCAN_TXBRP Position) Transmission Request Pending for Buffer 3x */
#define MCAN_TXBRP_TRP_Msk (0xFFFFFFFFU << MCAN_TXBRP_TRP_Pos) /**< (MCAN_TXBRP Mask) TRP */
#define MCAN_TXBRP_TRP(value) (MCAN_TXBRP_TRP_Msk & ((value) << MCAN_TXBRP_TRP_Pos))
#define MCAN_TXBRP_MASK (0xFFFFFFFFU) /**< \deprecated (MCAN_TXBRP) Register MASK (Use MCAN_TXBRP_Msk instead) */
#define MCAN_TXBRP_Msk (0xFFFFFFFFU) /**< (MCAN_TXBRP) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- MCAN_TXBAR : (MCAN Offset: 0xd0) (R/W 32) Transmit Buffer Add Request Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t AR0:1; /**< bit: 0 Add Request for Transmit Buffer 0 */
uint32_t AR1:1; /**< bit: 1 Add Request for Transmit Buffer 1 */
uint32_t AR2:1; /**< bit: 2 Add Request for Transmit Buffer 2 */
uint32_t AR3:1; /**< bit: 3 Add Request for Transmit Buffer 3 */
uint32_t AR4:1; /**< bit: 4 Add Request for Transmit Buffer 4 */
uint32_t AR5:1; /**< bit: 5 Add Request for Transmit Buffer 5 */
uint32_t AR6:1; /**< bit: 6 Add Request for Transmit Buffer 6 */
uint32_t AR7:1; /**< bit: 7 Add Request for Transmit Buffer 7 */
uint32_t AR8:1; /**< bit: 8 Add Request for Transmit Buffer 8 */
uint32_t AR9:1; /**< bit: 9 Add Request for Transmit Buffer 9 */
uint32_t AR10:1; /**< bit: 10 Add Request for Transmit Buffer 10 */
uint32_t AR11:1; /**< bit: 11 Add Request for Transmit Buffer 11 */
uint32_t AR12:1; /**< bit: 12 Add Request for Transmit Buffer 12 */
uint32_t AR13:1; /**< bit: 13 Add Request for Transmit Buffer 13 */
uint32_t AR14:1; /**< bit: 14 Add Request for Transmit Buffer 14 */
uint32_t AR15:1; /**< bit: 15 Add Request for Transmit Buffer 15 */
uint32_t AR16:1; /**< bit: 16 Add Request for Transmit Buffer 16 */
uint32_t AR17:1; /**< bit: 17 Add Request for Transmit Buffer 17 */
uint32_t AR18:1; /**< bit: 18 Add Request for Transmit Buffer 18 */
uint32_t AR19:1; /**< bit: 19 Add Request for Transmit Buffer 19 */
uint32_t AR20:1; /**< bit: 20 Add Request for Transmit Buffer 20 */
uint32_t AR21:1; /**< bit: 21 Add Request for Transmit Buffer 21 */
uint32_t AR22:1; /**< bit: 22 Add Request for Transmit Buffer 22 */
uint32_t AR23:1; /**< bit: 23 Add Request for Transmit Buffer 23 */
uint32_t AR24:1; /**< bit: 24 Add Request for Transmit Buffer 24 */
uint32_t AR25:1; /**< bit: 25 Add Request for Transmit Buffer 25 */
uint32_t AR26:1; /**< bit: 26 Add Request for Transmit Buffer 26 */
uint32_t AR27:1; /**< bit: 27 Add Request for Transmit Buffer 27 */
uint32_t AR28:1; /**< bit: 28 Add Request for Transmit Buffer 28 */
uint32_t AR29:1; /**< bit: 29 Add Request for Transmit Buffer 29 */
uint32_t AR30:1; /**< bit: 30 Add Request for Transmit Buffer 30 */
uint32_t AR31:1; /**< bit: 31 Add Request for Transmit Buffer 31 */
} bit; /**< Structure used for bit access */
struct {
uint32_t AR:32; /**< bit: 0..31 Add Request for Transmit Buffer 3x */
} vec; /**< Structure used for vec access */
uint32_t reg; /**< Type used for register access */
} MCAN_TXBAR_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define MCAN_TXBAR_OFFSET (0xD0) /**< (MCAN_TXBAR) Transmit Buffer Add Request Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define MCAN_TXBAR_AR0_Pos 0 /**< (MCAN_TXBAR) Add Request for Transmit Buffer 0 Position */
#define MCAN_TXBAR_AR0_Msk (0x1U << MCAN_TXBAR_AR0_Pos) /**< (MCAN_TXBAR) Add Request for Transmit Buffer 0 Mask */
#define MCAN_TXBAR_AR0 MCAN_TXBAR_AR0_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBAR_AR0_Msk instead */
#define MCAN_TXBAR_AR1_Pos 1 /**< (MCAN_TXBAR) Add Request for Transmit Buffer 1 Position */
#define MCAN_TXBAR_AR1_Msk (0x1U << MCAN_TXBAR_AR1_Pos) /**< (MCAN_TXBAR) Add Request for Transmit Buffer 1 Mask */
#define MCAN_TXBAR_AR1 MCAN_TXBAR_AR1_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBAR_AR1_Msk instead */
#define MCAN_TXBAR_AR2_Pos 2 /**< (MCAN_TXBAR) Add Request for Transmit Buffer 2 Position */
#define MCAN_TXBAR_AR2_Msk (0x1U << MCAN_TXBAR_AR2_Pos) /**< (MCAN_TXBAR) Add Request for Transmit Buffer 2 Mask */
#define MCAN_TXBAR_AR2 MCAN_TXBAR_AR2_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBAR_AR2_Msk instead */
#define MCAN_TXBAR_AR3_Pos 3 /**< (MCAN_TXBAR) Add Request for Transmit Buffer 3 Position */
#define MCAN_TXBAR_AR3_Msk (0x1U << MCAN_TXBAR_AR3_Pos) /**< (MCAN_TXBAR) Add Request for Transmit Buffer 3 Mask */
#define MCAN_TXBAR_AR3 MCAN_TXBAR_AR3_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBAR_AR3_Msk instead */
#define MCAN_TXBAR_AR4_Pos 4 /**< (MCAN_TXBAR) Add Request for Transmit Buffer 4 Position */
#define MCAN_TXBAR_AR4_Msk (0x1U << MCAN_TXBAR_AR4_Pos) /**< (MCAN_TXBAR) Add Request for Transmit Buffer 4 Mask */
#define MCAN_TXBAR_AR4 MCAN_TXBAR_AR4_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBAR_AR4_Msk instead */
#define MCAN_TXBAR_AR5_Pos 5 /**< (MCAN_TXBAR) Add Request for Transmit Buffer 5 Position */
#define MCAN_TXBAR_AR5_Msk (0x1U << MCAN_TXBAR_AR5_Pos) /**< (MCAN_TXBAR) Add Request for Transmit Buffer 5 Mask */
#define MCAN_TXBAR_AR5 MCAN_TXBAR_AR5_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBAR_AR5_Msk instead */
#define MCAN_TXBAR_AR6_Pos 6 /**< (MCAN_TXBAR) Add Request for Transmit Buffer 6 Position */
#define MCAN_TXBAR_AR6_Msk (0x1U << MCAN_TXBAR_AR6_Pos) /**< (MCAN_TXBAR) Add Request for Transmit Buffer 6 Mask */
#define MCAN_TXBAR_AR6 MCAN_TXBAR_AR6_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBAR_AR6_Msk instead */
#define MCAN_TXBAR_AR7_Pos 7 /**< (MCAN_TXBAR) Add Request for Transmit Buffer 7 Position */
#define MCAN_TXBAR_AR7_Msk (0x1U << MCAN_TXBAR_AR7_Pos) /**< (MCAN_TXBAR) Add Request for Transmit Buffer 7 Mask */
#define MCAN_TXBAR_AR7 MCAN_TXBAR_AR7_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBAR_AR7_Msk instead */
#define MCAN_TXBAR_AR8_Pos 8 /**< (MCAN_TXBAR) Add Request for Transmit Buffer 8 Position */
#define MCAN_TXBAR_AR8_Msk (0x1U << MCAN_TXBAR_AR8_Pos) /**< (MCAN_TXBAR) Add Request for Transmit Buffer 8 Mask */
#define MCAN_TXBAR_AR8 MCAN_TXBAR_AR8_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBAR_AR8_Msk instead */
#define MCAN_TXBAR_AR9_Pos 9 /**< (MCAN_TXBAR) Add Request for Transmit Buffer 9 Position */
#define MCAN_TXBAR_AR9_Msk (0x1U << MCAN_TXBAR_AR9_Pos) /**< (MCAN_TXBAR) Add Request for Transmit Buffer 9 Mask */
#define MCAN_TXBAR_AR9 MCAN_TXBAR_AR9_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBAR_AR9_Msk instead */
#define MCAN_TXBAR_AR10_Pos 10 /**< (MCAN_TXBAR) Add Request for Transmit Buffer 10 Position */
#define MCAN_TXBAR_AR10_Msk (0x1U << MCAN_TXBAR_AR10_Pos) /**< (MCAN_TXBAR) Add Request for Transmit Buffer 10 Mask */
#define MCAN_TXBAR_AR10 MCAN_TXBAR_AR10_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBAR_AR10_Msk instead */
#define MCAN_TXBAR_AR11_Pos 11 /**< (MCAN_TXBAR) Add Request for Transmit Buffer 11 Position */
#define MCAN_TXBAR_AR11_Msk (0x1U << MCAN_TXBAR_AR11_Pos) /**< (MCAN_TXBAR) Add Request for Transmit Buffer 11 Mask */
#define MCAN_TXBAR_AR11 MCAN_TXBAR_AR11_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBAR_AR11_Msk instead */
#define MCAN_TXBAR_AR12_Pos 12 /**< (MCAN_TXBAR) Add Request for Transmit Buffer 12 Position */
#define MCAN_TXBAR_AR12_Msk (0x1U << MCAN_TXBAR_AR12_Pos) /**< (MCAN_TXBAR) Add Request for Transmit Buffer 12 Mask */
#define MCAN_TXBAR_AR12 MCAN_TXBAR_AR12_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBAR_AR12_Msk instead */
#define MCAN_TXBAR_AR13_Pos 13 /**< (MCAN_TXBAR) Add Request for Transmit Buffer 13 Position */
#define MCAN_TXBAR_AR13_Msk (0x1U << MCAN_TXBAR_AR13_Pos) /**< (MCAN_TXBAR) Add Request for Transmit Buffer 13 Mask */
#define MCAN_TXBAR_AR13 MCAN_TXBAR_AR13_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBAR_AR13_Msk instead */
#define MCAN_TXBAR_AR14_Pos 14 /**< (MCAN_TXBAR) Add Request for Transmit Buffer 14 Position */
#define MCAN_TXBAR_AR14_Msk (0x1U << MCAN_TXBAR_AR14_Pos) /**< (MCAN_TXBAR) Add Request for Transmit Buffer 14 Mask */
#define MCAN_TXBAR_AR14 MCAN_TXBAR_AR14_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBAR_AR14_Msk instead */
#define MCAN_TXBAR_AR15_Pos 15 /**< (MCAN_TXBAR) Add Request for Transmit Buffer 15 Position */
#define MCAN_TXBAR_AR15_Msk (0x1U << MCAN_TXBAR_AR15_Pos) /**< (MCAN_TXBAR) Add Request for Transmit Buffer 15 Mask */
#define MCAN_TXBAR_AR15 MCAN_TXBAR_AR15_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBAR_AR15_Msk instead */
#define MCAN_TXBAR_AR16_Pos 16 /**< (MCAN_TXBAR) Add Request for Transmit Buffer 16 Position */
#define MCAN_TXBAR_AR16_Msk (0x1U << MCAN_TXBAR_AR16_Pos) /**< (MCAN_TXBAR) Add Request for Transmit Buffer 16 Mask */
#define MCAN_TXBAR_AR16 MCAN_TXBAR_AR16_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBAR_AR16_Msk instead */
#define MCAN_TXBAR_AR17_Pos 17 /**< (MCAN_TXBAR) Add Request for Transmit Buffer 17 Position */
#define MCAN_TXBAR_AR17_Msk (0x1U << MCAN_TXBAR_AR17_Pos) /**< (MCAN_TXBAR) Add Request for Transmit Buffer 17 Mask */
#define MCAN_TXBAR_AR17 MCAN_TXBAR_AR17_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBAR_AR17_Msk instead */
#define MCAN_TXBAR_AR18_Pos 18 /**< (MCAN_TXBAR) Add Request for Transmit Buffer 18 Position */
#define MCAN_TXBAR_AR18_Msk (0x1U << MCAN_TXBAR_AR18_Pos) /**< (MCAN_TXBAR) Add Request for Transmit Buffer 18 Mask */
#define MCAN_TXBAR_AR18 MCAN_TXBAR_AR18_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBAR_AR18_Msk instead */
#define MCAN_TXBAR_AR19_Pos 19 /**< (MCAN_TXBAR) Add Request for Transmit Buffer 19 Position */
#define MCAN_TXBAR_AR19_Msk (0x1U << MCAN_TXBAR_AR19_Pos) /**< (MCAN_TXBAR) Add Request for Transmit Buffer 19 Mask */
#define MCAN_TXBAR_AR19 MCAN_TXBAR_AR19_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBAR_AR19_Msk instead */
#define MCAN_TXBAR_AR20_Pos 20 /**< (MCAN_TXBAR) Add Request for Transmit Buffer 20 Position */
#define MCAN_TXBAR_AR20_Msk (0x1U << MCAN_TXBAR_AR20_Pos) /**< (MCAN_TXBAR) Add Request for Transmit Buffer 20 Mask */
#define MCAN_TXBAR_AR20 MCAN_TXBAR_AR20_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBAR_AR20_Msk instead */
#define MCAN_TXBAR_AR21_Pos 21 /**< (MCAN_TXBAR) Add Request for Transmit Buffer 21 Position */
#define MCAN_TXBAR_AR21_Msk (0x1U << MCAN_TXBAR_AR21_Pos) /**< (MCAN_TXBAR) Add Request for Transmit Buffer 21 Mask */
#define MCAN_TXBAR_AR21 MCAN_TXBAR_AR21_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBAR_AR21_Msk instead */
#define MCAN_TXBAR_AR22_Pos 22 /**< (MCAN_TXBAR) Add Request for Transmit Buffer 22 Position */
#define MCAN_TXBAR_AR22_Msk (0x1U << MCAN_TXBAR_AR22_Pos) /**< (MCAN_TXBAR) Add Request for Transmit Buffer 22 Mask */
#define MCAN_TXBAR_AR22 MCAN_TXBAR_AR22_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBAR_AR22_Msk instead */
#define MCAN_TXBAR_AR23_Pos 23 /**< (MCAN_TXBAR) Add Request for Transmit Buffer 23 Position */
#define MCAN_TXBAR_AR23_Msk (0x1U << MCAN_TXBAR_AR23_Pos) /**< (MCAN_TXBAR) Add Request for Transmit Buffer 23 Mask */
#define MCAN_TXBAR_AR23 MCAN_TXBAR_AR23_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBAR_AR23_Msk instead */
#define MCAN_TXBAR_AR24_Pos 24 /**< (MCAN_TXBAR) Add Request for Transmit Buffer 24 Position */
#define MCAN_TXBAR_AR24_Msk (0x1U << MCAN_TXBAR_AR24_Pos) /**< (MCAN_TXBAR) Add Request for Transmit Buffer 24 Mask */
#define MCAN_TXBAR_AR24 MCAN_TXBAR_AR24_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBAR_AR24_Msk instead */
#define MCAN_TXBAR_AR25_Pos 25 /**< (MCAN_TXBAR) Add Request for Transmit Buffer 25 Position */
#define MCAN_TXBAR_AR25_Msk (0x1U << MCAN_TXBAR_AR25_Pos) /**< (MCAN_TXBAR) Add Request for Transmit Buffer 25 Mask */
#define MCAN_TXBAR_AR25 MCAN_TXBAR_AR25_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBAR_AR25_Msk instead */
#define MCAN_TXBAR_AR26_Pos 26 /**< (MCAN_TXBAR) Add Request for Transmit Buffer 26 Position */
#define MCAN_TXBAR_AR26_Msk (0x1U << MCAN_TXBAR_AR26_Pos) /**< (MCAN_TXBAR) Add Request for Transmit Buffer 26 Mask */
#define MCAN_TXBAR_AR26 MCAN_TXBAR_AR26_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBAR_AR26_Msk instead */
#define MCAN_TXBAR_AR27_Pos 27 /**< (MCAN_TXBAR) Add Request for Transmit Buffer 27 Position */
#define MCAN_TXBAR_AR27_Msk (0x1U << MCAN_TXBAR_AR27_Pos) /**< (MCAN_TXBAR) Add Request for Transmit Buffer 27 Mask */
#define MCAN_TXBAR_AR27 MCAN_TXBAR_AR27_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBAR_AR27_Msk instead */
#define MCAN_TXBAR_AR28_Pos 28 /**< (MCAN_TXBAR) Add Request for Transmit Buffer 28 Position */
#define MCAN_TXBAR_AR28_Msk (0x1U << MCAN_TXBAR_AR28_Pos) /**< (MCAN_TXBAR) Add Request for Transmit Buffer 28 Mask */
#define MCAN_TXBAR_AR28 MCAN_TXBAR_AR28_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBAR_AR28_Msk instead */
#define MCAN_TXBAR_AR29_Pos 29 /**< (MCAN_TXBAR) Add Request for Transmit Buffer 29 Position */
#define MCAN_TXBAR_AR29_Msk (0x1U << MCAN_TXBAR_AR29_Pos) /**< (MCAN_TXBAR) Add Request for Transmit Buffer 29 Mask */
#define MCAN_TXBAR_AR29 MCAN_TXBAR_AR29_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBAR_AR29_Msk instead */
#define MCAN_TXBAR_AR30_Pos 30 /**< (MCAN_TXBAR) Add Request for Transmit Buffer 30 Position */
#define MCAN_TXBAR_AR30_Msk (0x1U << MCAN_TXBAR_AR30_Pos) /**< (MCAN_TXBAR) Add Request for Transmit Buffer 30 Mask */
#define MCAN_TXBAR_AR30 MCAN_TXBAR_AR30_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBAR_AR30_Msk instead */
#define MCAN_TXBAR_AR31_Pos 31 /**< (MCAN_TXBAR) Add Request for Transmit Buffer 31 Position */
#define MCAN_TXBAR_AR31_Msk (0x1U << MCAN_TXBAR_AR31_Pos) /**< (MCAN_TXBAR) Add Request for Transmit Buffer 31 Mask */
#define MCAN_TXBAR_AR31 MCAN_TXBAR_AR31_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBAR_AR31_Msk instead */
#define MCAN_TXBAR_AR_Pos 0 /**< (MCAN_TXBAR Position) Add Request for Transmit Buffer 3x */
#define MCAN_TXBAR_AR_Msk (0xFFFFFFFFU << MCAN_TXBAR_AR_Pos) /**< (MCAN_TXBAR Mask) AR */
#define MCAN_TXBAR_AR(value) (MCAN_TXBAR_AR_Msk & ((value) << MCAN_TXBAR_AR_Pos))
#define MCAN_TXBAR_MASK (0xFFFFFFFFU) /**< \deprecated (MCAN_TXBAR) Register MASK (Use MCAN_TXBAR_Msk instead) */
#define MCAN_TXBAR_Msk (0xFFFFFFFFU) /**< (MCAN_TXBAR) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- MCAN_TXBCR : (MCAN Offset: 0xd4) (R/W 32) Transmit Buffer Cancellation Request Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t CR0:1; /**< bit: 0 Cancellation Request for Transmit Buffer 0 */
uint32_t CR1:1; /**< bit: 1 Cancellation Request for Transmit Buffer 1 */
uint32_t CR2:1; /**< bit: 2 Cancellation Request for Transmit Buffer 2 */
uint32_t CR3:1; /**< bit: 3 Cancellation Request for Transmit Buffer 3 */
uint32_t CR4:1; /**< bit: 4 Cancellation Request for Transmit Buffer 4 */
uint32_t CR5:1; /**< bit: 5 Cancellation Request for Transmit Buffer 5 */
uint32_t CR6:1; /**< bit: 6 Cancellation Request for Transmit Buffer 6 */
uint32_t CR7:1; /**< bit: 7 Cancellation Request for Transmit Buffer 7 */
uint32_t CR8:1; /**< bit: 8 Cancellation Request for Transmit Buffer 8 */
uint32_t CR9:1; /**< bit: 9 Cancellation Request for Transmit Buffer 9 */
uint32_t CR10:1; /**< bit: 10 Cancellation Request for Transmit Buffer 10 */
uint32_t CR11:1; /**< bit: 11 Cancellation Request for Transmit Buffer 11 */
uint32_t CR12:1; /**< bit: 12 Cancellation Request for Transmit Buffer 12 */
uint32_t CR13:1; /**< bit: 13 Cancellation Request for Transmit Buffer 13 */
uint32_t CR14:1; /**< bit: 14 Cancellation Request for Transmit Buffer 14 */
uint32_t CR15:1; /**< bit: 15 Cancellation Request for Transmit Buffer 15 */
uint32_t CR16:1; /**< bit: 16 Cancellation Request for Transmit Buffer 16 */
uint32_t CR17:1; /**< bit: 17 Cancellation Request for Transmit Buffer 17 */
uint32_t CR18:1; /**< bit: 18 Cancellation Request for Transmit Buffer 18 */
uint32_t CR19:1; /**< bit: 19 Cancellation Request for Transmit Buffer 19 */
uint32_t CR20:1; /**< bit: 20 Cancellation Request for Transmit Buffer 20 */
uint32_t CR21:1; /**< bit: 21 Cancellation Request for Transmit Buffer 21 */
uint32_t CR22:1; /**< bit: 22 Cancellation Request for Transmit Buffer 22 */
uint32_t CR23:1; /**< bit: 23 Cancellation Request for Transmit Buffer 23 */
uint32_t CR24:1; /**< bit: 24 Cancellation Request for Transmit Buffer 24 */
uint32_t CR25:1; /**< bit: 25 Cancellation Request for Transmit Buffer 25 */
uint32_t CR26:1; /**< bit: 26 Cancellation Request for Transmit Buffer 26 */
uint32_t CR27:1; /**< bit: 27 Cancellation Request for Transmit Buffer 27 */
uint32_t CR28:1; /**< bit: 28 Cancellation Request for Transmit Buffer 28 */
uint32_t CR29:1; /**< bit: 29 Cancellation Request for Transmit Buffer 29 */
uint32_t CR30:1; /**< bit: 30 Cancellation Request for Transmit Buffer 30 */
uint32_t CR31:1; /**< bit: 31 Cancellation Request for Transmit Buffer 31 */
} bit; /**< Structure used for bit access */
struct {
uint32_t CR:32; /**< bit: 0..31 Cancellation Request for Transmit Buffer 3x */
} vec; /**< Structure used for vec access */
uint32_t reg; /**< Type used for register access */
} MCAN_TXBCR_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define MCAN_TXBCR_OFFSET (0xD4) /**< (MCAN_TXBCR) Transmit Buffer Cancellation Request Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define MCAN_TXBCR_CR0_Pos 0 /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 0 Position */
#define MCAN_TXBCR_CR0_Msk (0x1U << MCAN_TXBCR_CR0_Pos) /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 0 Mask */
#define MCAN_TXBCR_CR0 MCAN_TXBCR_CR0_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCR_CR0_Msk instead */
#define MCAN_TXBCR_CR1_Pos 1 /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 1 Position */
#define MCAN_TXBCR_CR1_Msk (0x1U << MCAN_TXBCR_CR1_Pos) /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 1 Mask */
#define MCAN_TXBCR_CR1 MCAN_TXBCR_CR1_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCR_CR1_Msk instead */
#define MCAN_TXBCR_CR2_Pos 2 /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 2 Position */
#define MCAN_TXBCR_CR2_Msk (0x1U << MCAN_TXBCR_CR2_Pos) /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 2 Mask */
#define MCAN_TXBCR_CR2 MCAN_TXBCR_CR2_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCR_CR2_Msk instead */
#define MCAN_TXBCR_CR3_Pos 3 /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 3 Position */
#define MCAN_TXBCR_CR3_Msk (0x1U << MCAN_TXBCR_CR3_Pos) /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 3 Mask */
#define MCAN_TXBCR_CR3 MCAN_TXBCR_CR3_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCR_CR3_Msk instead */
#define MCAN_TXBCR_CR4_Pos 4 /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 4 Position */
#define MCAN_TXBCR_CR4_Msk (0x1U << MCAN_TXBCR_CR4_Pos) /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 4 Mask */
#define MCAN_TXBCR_CR4 MCAN_TXBCR_CR4_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCR_CR4_Msk instead */
#define MCAN_TXBCR_CR5_Pos 5 /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 5 Position */
#define MCAN_TXBCR_CR5_Msk (0x1U << MCAN_TXBCR_CR5_Pos) /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 5 Mask */
#define MCAN_TXBCR_CR5 MCAN_TXBCR_CR5_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCR_CR5_Msk instead */
#define MCAN_TXBCR_CR6_Pos 6 /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 6 Position */
#define MCAN_TXBCR_CR6_Msk (0x1U << MCAN_TXBCR_CR6_Pos) /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 6 Mask */
#define MCAN_TXBCR_CR6 MCAN_TXBCR_CR6_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCR_CR6_Msk instead */
#define MCAN_TXBCR_CR7_Pos 7 /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 7 Position */
#define MCAN_TXBCR_CR7_Msk (0x1U << MCAN_TXBCR_CR7_Pos) /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 7 Mask */
#define MCAN_TXBCR_CR7 MCAN_TXBCR_CR7_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCR_CR7_Msk instead */
#define MCAN_TXBCR_CR8_Pos 8 /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 8 Position */
#define MCAN_TXBCR_CR8_Msk (0x1U << MCAN_TXBCR_CR8_Pos) /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 8 Mask */
#define MCAN_TXBCR_CR8 MCAN_TXBCR_CR8_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCR_CR8_Msk instead */
#define MCAN_TXBCR_CR9_Pos 9 /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 9 Position */
#define MCAN_TXBCR_CR9_Msk (0x1U << MCAN_TXBCR_CR9_Pos) /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 9 Mask */
#define MCAN_TXBCR_CR9 MCAN_TXBCR_CR9_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCR_CR9_Msk instead */
#define MCAN_TXBCR_CR10_Pos 10 /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 10 Position */
#define MCAN_TXBCR_CR10_Msk (0x1U << MCAN_TXBCR_CR10_Pos) /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 10 Mask */
#define MCAN_TXBCR_CR10 MCAN_TXBCR_CR10_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCR_CR10_Msk instead */
#define MCAN_TXBCR_CR11_Pos 11 /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 11 Position */
#define MCAN_TXBCR_CR11_Msk (0x1U << MCAN_TXBCR_CR11_Pos) /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 11 Mask */
#define MCAN_TXBCR_CR11 MCAN_TXBCR_CR11_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCR_CR11_Msk instead */
#define MCAN_TXBCR_CR12_Pos 12 /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 12 Position */
#define MCAN_TXBCR_CR12_Msk (0x1U << MCAN_TXBCR_CR12_Pos) /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 12 Mask */
#define MCAN_TXBCR_CR12 MCAN_TXBCR_CR12_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCR_CR12_Msk instead */
#define MCAN_TXBCR_CR13_Pos 13 /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 13 Position */
#define MCAN_TXBCR_CR13_Msk (0x1U << MCAN_TXBCR_CR13_Pos) /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 13 Mask */
#define MCAN_TXBCR_CR13 MCAN_TXBCR_CR13_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCR_CR13_Msk instead */
#define MCAN_TXBCR_CR14_Pos 14 /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 14 Position */
#define MCAN_TXBCR_CR14_Msk (0x1U << MCAN_TXBCR_CR14_Pos) /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 14 Mask */
#define MCAN_TXBCR_CR14 MCAN_TXBCR_CR14_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCR_CR14_Msk instead */
#define MCAN_TXBCR_CR15_Pos 15 /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 15 Position */
#define MCAN_TXBCR_CR15_Msk (0x1U << MCAN_TXBCR_CR15_Pos) /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 15 Mask */
#define MCAN_TXBCR_CR15 MCAN_TXBCR_CR15_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCR_CR15_Msk instead */
#define MCAN_TXBCR_CR16_Pos 16 /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 16 Position */
#define MCAN_TXBCR_CR16_Msk (0x1U << MCAN_TXBCR_CR16_Pos) /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 16 Mask */
#define MCAN_TXBCR_CR16 MCAN_TXBCR_CR16_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCR_CR16_Msk instead */
#define MCAN_TXBCR_CR17_Pos 17 /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 17 Position */
#define MCAN_TXBCR_CR17_Msk (0x1U << MCAN_TXBCR_CR17_Pos) /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 17 Mask */
#define MCAN_TXBCR_CR17 MCAN_TXBCR_CR17_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCR_CR17_Msk instead */
#define MCAN_TXBCR_CR18_Pos 18 /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 18 Position */
#define MCAN_TXBCR_CR18_Msk (0x1U << MCAN_TXBCR_CR18_Pos) /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 18 Mask */
#define MCAN_TXBCR_CR18 MCAN_TXBCR_CR18_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCR_CR18_Msk instead */
#define MCAN_TXBCR_CR19_Pos 19 /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 19 Position */
#define MCAN_TXBCR_CR19_Msk (0x1U << MCAN_TXBCR_CR19_Pos) /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 19 Mask */
#define MCAN_TXBCR_CR19 MCAN_TXBCR_CR19_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCR_CR19_Msk instead */
#define MCAN_TXBCR_CR20_Pos 20 /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 20 Position */
#define MCAN_TXBCR_CR20_Msk (0x1U << MCAN_TXBCR_CR20_Pos) /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 20 Mask */
#define MCAN_TXBCR_CR20 MCAN_TXBCR_CR20_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCR_CR20_Msk instead */
#define MCAN_TXBCR_CR21_Pos 21 /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 21 Position */
#define MCAN_TXBCR_CR21_Msk (0x1U << MCAN_TXBCR_CR21_Pos) /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 21 Mask */
#define MCAN_TXBCR_CR21 MCAN_TXBCR_CR21_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCR_CR21_Msk instead */
#define MCAN_TXBCR_CR22_Pos 22 /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 22 Position */
#define MCAN_TXBCR_CR22_Msk (0x1U << MCAN_TXBCR_CR22_Pos) /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 22 Mask */
#define MCAN_TXBCR_CR22 MCAN_TXBCR_CR22_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCR_CR22_Msk instead */
#define MCAN_TXBCR_CR23_Pos 23 /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 23 Position */
#define MCAN_TXBCR_CR23_Msk (0x1U << MCAN_TXBCR_CR23_Pos) /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 23 Mask */
#define MCAN_TXBCR_CR23 MCAN_TXBCR_CR23_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCR_CR23_Msk instead */
#define MCAN_TXBCR_CR24_Pos 24 /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 24 Position */
#define MCAN_TXBCR_CR24_Msk (0x1U << MCAN_TXBCR_CR24_Pos) /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 24 Mask */
#define MCAN_TXBCR_CR24 MCAN_TXBCR_CR24_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCR_CR24_Msk instead */
#define MCAN_TXBCR_CR25_Pos 25 /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 25 Position */
#define MCAN_TXBCR_CR25_Msk (0x1U << MCAN_TXBCR_CR25_Pos) /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 25 Mask */
#define MCAN_TXBCR_CR25 MCAN_TXBCR_CR25_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCR_CR25_Msk instead */
#define MCAN_TXBCR_CR26_Pos 26 /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 26 Position */
#define MCAN_TXBCR_CR26_Msk (0x1U << MCAN_TXBCR_CR26_Pos) /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 26 Mask */
#define MCAN_TXBCR_CR26 MCAN_TXBCR_CR26_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCR_CR26_Msk instead */
#define MCAN_TXBCR_CR27_Pos 27 /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 27 Position */
#define MCAN_TXBCR_CR27_Msk (0x1U << MCAN_TXBCR_CR27_Pos) /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 27 Mask */
#define MCAN_TXBCR_CR27 MCAN_TXBCR_CR27_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCR_CR27_Msk instead */
#define MCAN_TXBCR_CR28_Pos 28 /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 28 Position */
#define MCAN_TXBCR_CR28_Msk (0x1U << MCAN_TXBCR_CR28_Pos) /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 28 Mask */
#define MCAN_TXBCR_CR28 MCAN_TXBCR_CR28_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCR_CR28_Msk instead */
#define MCAN_TXBCR_CR29_Pos 29 /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 29 Position */
#define MCAN_TXBCR_CR29_Msk (0x1U << MCAN_TXBCR_CR29_Pos) /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 29 Mask */
#define MCAN_TXBCR_CR29 MCAN_TXBCR_CR29_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCR_CR29_Msk instead */
#define MCAN_TXBCR_CR30_Pos 30 /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 30 Position */
#define MCAN_TXBCR_CR30_Msk (0x1U << MCAN_TXBCR_CR30_Pos) /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 30 Mask */
#define MCAN_TXBCR_CR30 MCAN_TXBCR_CR30_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCR_CR30_Msk instead */
#define MCAN_TXBCR_CR31_Pos 31 /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 31 Position */
#define MCAN_TXBCR_CR31_Msk (0x1U << MCAN_TXBCR_CR31_Pos) /**< (MCAN_TXBCR) Cancellation Request for Transmit Buffer 31 Mask */
#define MCAN_TXBCR_CR31 MCAN_TXBCR_CR31_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCR_CR31_Msk instead */
#define MCAN_TXBCR_CR_Pos 0 /**< (MCAN_TXBCR Position) Cancellation Request for Transmit Buffer 3x */
#define MCAN_TXBCR_CR_Msk (0xFFFFFFFFU << MCAN_TXBCR_CR_Pos) /**< (MCAN_TXBCR Mask) CR */
#define MCAN_TXBCR_CR(value) (MCAN_TXBCR_CR_Msk & ((value) << MCAN_TXBCR_CR_Pos))
#define MCAN_TXBCR_MASK (0xFFFFFFFFU) /**< \deprecated (MCAN_TXBCR) Register MASK (Use MCAN_TXBCR_Msk instead) */
#define MCAN_TXBCR_Msk (0xFFFFFFFFU) /**< (MCAN_TXBCR) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- MCAN_TXBTO : (MCAN Offset: 0xd8) (R/ 32) Transmit Buffer Transmission Occurred Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t TO0:1; /**< bit: 0 Transmission Occurred for Buffer 0 */
uint32_t TO1:1; /**< bit: 1 Transmission Occurred for Buffer 1 */
uint32_t TO2:1; /**< bit: 2 Transmission Occurred for Buffer 2 */
uint32_t TO3:1; /**< bit: 3 Transmission Occurred for Buffer 3 */
uint32_t TO4:1; /**< bit: 4 Transmission Occurred for Buffer 4 */
uint32_t TO5:1; /**< bit: 5 Transmission Occurred for Buffer 5 */
uint32_t TO6:1; /**< bit: 6 Transmission Occurred for Buffer 6 */
uint32_t TO7:1; /**< bit: 7 Transmission Occurred for Buffer 7 */
uint32_t TO8:1; /**< bit: 8 Transmission Occurred for Buffer 8 */
uint32_t TO9:1; /**< bit: 9 Transmission Occurred for Buffer 9 */
uint32_t TO10:1; /**< bit: 10 Transmission Occurred for Buffer 10 */
uint32_t TO11:1; /**< bit: 11 Transmission Occurred for Buffer 11 */
uint32_t TO12:1; /**< bit: 12 Transmission Occurred for Buffer 12 */
uint32_t TO13:1; /**< bit: 13 Transmission Occurred for Buffer 13 */
uint32_t TO14:1; /**< bit: 14 Transmission Occurred for Buffer 14 */
uint32_t TO15:1; /**< bit: 15 Transmission Occurred for Buffer 15 */
uint32_t TO16:1; /**< bit: 16 Transmission Occurred for Buffer 16 */
uint32_t TO17:1; /**< bit: 17 Transmission Occurred for Buffer 17 */
uint32_t TO18:1; /**< bit: 18 Transmission Occurred for Buffer 18 */
uint32_t TO19:1; /**< bit: 19 Transmission Occurred for Buffer 19 */
uint32_t TO20:1; /**< bit: 20 Transmission Occurred for Buffer 20 */
uint32_t TO21:1; /**< bit: 21 Transmission Occurred for Buffer 21 */
uint32_t TO22:1; /**< bit: 22 Transmission Occurred for Buffer 22 */
uint32_t TO23:1; /**< bit: 23 Transmission Occurred for Buffer 23 */
uint32_t TO24:1; /**< bit: 24 Transmission Occurred for Buffer 24 */
uint32_t TO25:1; /**< bit: 25 Transmission Occurred for Buffer 25 */
uint32_t TO26:1; /**< bit: 26 Transmission Occurred for Buffer 26 */
uint32_t TO27:1; /**< bit: 27 Transmission Occurred for Buffer 27 */
uint32_t TO28:1; /**< bit: 28 Transmission Occurred for Buffer 28 */
uint32_t TO29:1; /**< bit: 29 Transmission Occurred for Buffer 29 */
uint32_t TO30:1; /**< bit: 30 Transmission Occurred for Buffer 30 */
uint32_t TO31:1; /**< bit: 31 Transmission Occurred for Buffer 31 */
} bit; /**< Structure used for bit access */
struct {
uint32_t TO:32; /**< bit: 0..31 Transmission Occurred for Buffer 3x */
} vec; /**< Structure used for vec access */
uint32_t reg; /**< Type used for register access */
} MCAN_TXBTO_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define MCAN_TXBTO_OFFSET (0xD8) /**< (MCAN_TXBTO) Transmit Buffer Transmission Occurred Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define MCAN_TXBTO_TO0_Pos 0 /**< (MCAN_TXBTO) Transmission Occurred for Buffer 0 Position */
#define MCAN_TXBTO_TO0_Msk (0x1U << MCAN_TXBTO_TO0_Pos) /**< (MCAN_TXBTO) Transmission Occurred for Buffer 0 Mask */
#define MCAN_TXBTO_TO0 MCAN_TXBTO_TO0_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTO_TO0_Msk instead */
#define MCAN_TXBTO_TO1_Pos 1 /**< (MCAN_TXBTO) Transmission Occurred for Buffer 1 Position */
#define MCAN_TXBTO_TO1_Msk (0x1U << MCAN_TXBTO_TO1_Pos) /**< (MCAN_TXBTO) Transmission Occurred for Buffer 1 Mask */
#define MCAN_TXBTO_TO1 MCAN_TXBTO_TO1_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTO_TO1_Msk instead */
#define MCAN_TXBTO_TO2_Pos 2 /**< (MCAN_TXBTO) Transmission Occurred for Buffer 2 Position */
#define MCAN_TXBTO_TO2_Msk (0x1U << MCAN_TXBTO_TO2_Pos) /**< (MCAN_TXBTO) Transmission Occurred for Buffer 2 Mask */
#define MCAN_TXBTO_TO2 MCAN_TXBTO_TO2_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTO_TO2_Msk instead */
#define MCAN_TXBTO_TO3_Pos 3 /**< (MCAN_TXBTO) Transmission Occurred for Buffer 3 Position */
#define MCAN_TXBTO_TO3_Msk (0x1U << MCAN_TXBTO_TO3_Pos) /**< (MCAN_TXBTO) Transmission Occurred for Buffer 3 Mask */
#define MCAN_TXBTO_TO3 MCAN_TXBTO_TO3_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTO_TO3_Msk instead */
#define MCAN_TXBTO_TO4_Pos 4 /**< (MCAN_TXBTO) Transmission Occurred for Buffer 4 Position */
#define MCAN_TXBTO_TO4_Msk (0x1U << MCAN_TXBTO_TO4_Pos) /**< (MCAN_TXBTO) Transmission Occurred for Buffer 4 Mask */
#define MCAN_TXBTO_TO4 MCAN_TXBTO_TO4_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTO_TO4_Msk instead */
#define MCAN_TXBTO_TO5_Pos 5 /**< (MCAN_TXBTO) Transmission Occurred for Buffer 5 Position */
#define MCAN_TXBTO_TO5_Msk (0x1U << MCAN_TXBTO_TO5_Pos) /**< (MCAN_TXBTO) Transmission Occurred for Buffer 5 Mask */
#define MCAN_TXBTO_TO5 MCAN_TXBTO_TO5_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTO_TO5_Msk instead */
#define MCAN_TXBTO_TO6_Pos 6 /**< (MCAN_TXBTO) Transmission Occurred for Buffer 6 Position */
#define MCAN_TXBTO_TO6_Msk (0x1U << MCAN_TXBTO_TO6_Pos) /**< (MCAN_TXBTO) Transmission Occurred for Buffer 6 Mask */
#define MCAN_TXBTO_TO6 MCAN_TXBTO_TO6_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTO_TO6_Msk instead */
#define MCAN_TXBTO_TO7_Pos 7 /**< (MCAN_TXBTO) Transmission Occurred for Buffer 7 Position */
#define MCAN_TXBTO_TO7_Msk (0x1U << MCAN_TXBTO_TO7_Pos) /**< (MCAN_TXBTO) Transmission Occurred for Buffer 7 Mask */
#define MCAN_TXBTO_TO7 MCAN_TXBTO_TO7_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTO_TO7_Msk instead */
#define MCAN_TXBTO_TO8_Pos 8 /**< (MCAN_TXBTO) Transmission Occurred for Buffer 8 Position */
#define MCAN_TXBTO_TO8_Msk (0x1U << MCAN_TXBTO_TO8_Pos) /**< (MCAN_TXBTO) Transmission Occurred for Buffer 8 Mask */
#define MCAN_TXBTO_TO8 MCAN_TXBTO_TO8_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTO_TO8_Msk instead */
#define MCAN_TXBTO_TO9_Pos 9 /**< (MCAN_TXBTO) Transmission Occurred for Buffer 9 Position */
#define MCAN_TXBTO_TO9_Msk (0x1U << MCAN_TXBTO_TO9_Pos) /**< (MCAN_TXBTO) Transmission Occurred for Buffer 9 Mask */
#define MCAN_TXBTO_TO9 MCAN_TXBTO_TO9_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTO_TO9_Msk instead */
#define MCAN_TXBTO_TO10_Pos 10 /**< (MCAN_TXBTO) Transmission Occurred for Buffer 10 Position */
#define MCAN_TXBTO_TO10_Msk (0x1U << MCAN_TXBTO_TO10_Pos) /**< (MCAN_TXBTO) Transmission Occurred for Buffer 10 Mask */
#define MCAN_TXBTO_TO10 MCAN_TXBTO_TO10_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTO_TO10_Msk instead */
#define MCAN_TXBTO_TO11_Pos 11 /**< (MCAN_TXBTO) Transmission Occurred for Buffer 11 Position */
#define MCAN_TXBTO_TO11_Msk (0x1U << MCAN_TXBTO_TO11_Pos) /**< (MCAN_TXBTO) Transmission Occurred for Buffer 11 Mask */
#define MCAN_TXBTO_TO11 MCAN_TXBTO_TO11_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTO_TO11_Msk instead */
#define MCAN_TXBTO_TO12_Pos 12 /**< (MCAN_TXBTO) Transmission Occurred for Buffer 12 Position */
#define MCAN_TXBTO_TO12_Msk (0x1U << MCAN_TXBTO_TO12_Pos) /**< (MCAN_TXBTO) Transmission Occurred for Buffer 12 Mask */
#define MCAN_TXBTO_TO12 MCAN_TXBTO_TO12_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTO_TO12_Msk instead */
#define MCAN_TXBTO_TO13_Pos 13 /**< (MCAN_TXBTO) Transmission Occurred for Buffer 13 Position */
#define MCAN_TXBTO_TO13_Msk (0x1U << MCAN_TXBTO_TO13_Pos) /**< (MCAN_TXBTO) Transmission Occurred for Buffer 13 Mask */
#define MCAN_TXBTO_TO13 MCAN_TXBTO_TO13_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTO_TO13_Msk instead */
#define MCAN_TXBTO_TO14_Pos 14 /**< (MCAN_TXBTO) Transmission Occurred for Buffer 14 Position */
#define MCAN_TXBTO_TO14_Msk (0x1U << MCAN_TXBTO_TO14_Pos) /**< (MCAN_TXBTO) Transmission Occurred for Buffer 14 Mask */
#define MCAN_TXBTO_TO14 MCAN_TXBTO_TO14_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTO_TO14_Msk instead */
#define MCAN_TXBTO_TO15_Pos 15 /**< (MCAN_TXBTO) Transmission Occurred for Buffer 15 Position */
#define MCAN_TXBTO_TO15_Msk (0x1U << MCAN_TXBTO_TO15_Pos) /**< (MCAN_TXBTO) Transmission Occurred for Buffer 15 Mask */
#define MCAN_TXBTO_TO15 MCAN_TXBTO_TO15_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTO_TO15_Msk instead */
#define MCAN_TXBTO_TO16_Pos 16 /**< (MCAN_TXBTO) Transmission Occurred for Buffer 16 Position */
#define MCAN_TXBTO_TO16_Msk (0x1U << MCAN_TXBTO_TO16_Pos) /**< (MCAN_TXBTO) Transmission Occurred for Buffer 16 Mask */
#define MCAN_TXBTO_TO16 MCAN_TXBTO_TO16_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTO_TO16_Msk instead */
#define MCAN_TXBTO_TO17_Pos 17 /**< (MCAN_TXBTO) Transmission Occurred for Buffer 17 Position */
#define MCAN_TXBTO_TO17_Msk (0x1U << MCAN_TXBTO_TO17_Pos) /**< (MCAN_TXBTO) Transmission Occurred for Buffer 17 Mask */
#define MCAN_TXBTO_TO17 MCAN_TXBTO_TO17_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTO_TO17_Msk instead */
#define MCAN_TXBTO_TO18_Pos 18 /**< (MCAN_TXBTO) Transmission Occurred for Buffer 18 Position */
#define MCAN_TXBTO_TO18_Msk (0x1U << MCAN_TXBTO_TO18_Pos) /**< (MCAN_TXBTO) Transmission Occurred for Buffer 18 Mask */
#define MCAN_TXBTO_TO18 MCAN_TXBTO_TO18_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTO_TO18_Msk instead */
#define MCAN_TXBTO_TO19_Pos 19 /**< (MCAN_TXBTO) Transmission Occurred for Buffer 19 Position */
#define MCAN_TXBTO_TO19_Msk (0x1U << MCAN_TXBTO_TO19_Pos) /**< (MCAN_TXBTO) Transmission Occurred for Buffer 19 Mask */
#define MCAN_TXBTO_TO19 MCAN_TXBTO_TO19_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTO_TO19_Msk instead */
#define MCAN_TXBTO_TO20_Pos 20 /**< (MCAN_TXBTO) Transmission Occurred for Buffer 20 Position */
#define MCAN_TXBTO_TO20_Msk (0x1U << MCAN_TXBTO_TO20_Pos) /**< (MCAN_TXBTO) Transmission Occurred for Buffer 20 Mask */
#define MCAN_TXBTO_TO20 MCAN_TXBTO_TO20_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTO_TO20_Msk instead */
#define MCAN_TXBTO_TO21_Pos 21 /**< (MCAN_TXBTO) Transmission Occurred for Buffer 21 Position */
#define MCAN_TXBTO_TO21_Msk (0x1U << MCAN_TXBTO_TO21_Pos) /**< (MCAN_TXBTO) Transmission Occurred for Buffer 21 Mask */
#define MCAN_TXBTO_TO21 MCAN_TXBTO_TO21_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTO_TO21_Msk instead */
#define MCAN_TXBTO_TO22_Pos 22 /**< (MCAN_TXBTO) Transmission Occurred for Buffer 22 Position */
#define MCAN_TXBTO_TO22_Msk (0x1U << MCAN_TXBTO_TO22_Pos) /**< (MCAN_TXBTO) Transmission Occurred for Buffer 22 Mask */
#define MCAN_TXBTO_TO22 MCAN_TXBTO_TO22_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTO_TO22_Msk instead */
#define MCAN_TXBTO_TO23_Pos 23 /**< (MCAN_TXBTO) Transmission Occurred for Buffer 23 Position */
#define MCAN_TXBTO_TO23_Msk (0x1U << MCAN_TXBTO_TO23_Pos) /**< (MCAN_TXBTO) Transmission Occurred for Buffer 23 Mask */
#define MCAN_TXBTO_TO23 MCAN_TXBTO_TO23_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTO_TO23_Msk instead */
#define MCAN_TXBTO_TO24_Pos 24 /**< (MCAN_TXBTO) Transmission Occurred for Buffer 24 Position */
#define MCAN_TXBTO_TO24_Msk (0x1U << MCAN_TXBTO_TO24_Pos) /**< (MCAN_TXBTO) Transmission Occurred for Buffer 24 Mask */
#define MCAN_TXBTO_TO24 MCAN_TXBTO_TO24_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTO_TO24_Msk instead */
#define MCAN_TXBTO_TO25_Pos 25 /**< (MCAN_TXBTO) Transmission Occurred for Buffer 25 Position */
#define MCAN_TXBTO_TO25_Msk (0x1U << MCAN_TXBTO_TO25_Pos) /**< (MCAN_TXBTO) Transmission Occurred for Buffer 25 Mask */
#define MCAN_TXBTO_TO25 MCAN_TXBTO_TO25_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTO_TO25_Msk instead */
#define MCAN_TXBTO_TO26_Pos 26 /**< (MCAN_TXBTO) Transmission Occurred for Buffer 26 Position */
#define MCAN_TXBTO_TO26_Msk (0x1U << MCAN_TXBTO_TO26_Pos) /**< (MCAN_TXBTO) Transmission Occurred for Buffer 26 Mask */
#define MCAN_TXBTO_TO26 MCAN_TXBTO_TO26_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTO_TO26_Msk instead */
#define MCAN_TXBTO_TO27_Pos 27 /**< (MCAN_TXBTO) Transmission Occurred for Buffer 27 Position */
#define MCAN_TXBTO_TO27_Msk (0x1U << MCAN_TXBTO_TO27_Pos) /**< (MCAN_TXBTO) Transmission Occurred for Buffer 27 Mask */
#define MCAN_TXBTO_TO27 MCAN_TXBTO_TO27_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTO_TO27_Msk instead */
#define MCAN_TXBTO_TO28_Pos 28 /**< (MCAN_TXBTO) Transmission Occurred for Buffer 28 Position */
#define MCAN_TXBTO_TO28_Msk (0x1U << MCAN_TXBTO_TO28_Pos) /**< (MCAN_TXBTO) Transmission Occurred for Buffer 28 Mask */
#define MCAN_TXBTO_TO28 MCAN_TXBTO_TO28_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTO_TO28_Msk instead */
#define MCAN_TXBTO_TO29_Pos 29 /**< (MCAN_TXBTO) Transmission Occurred for Buffer 29 Position */
#define MCAN_TXBTO_TO29_Msk (0x1U << MCAN_TXBTO_TO29_Pos) /**< (MCAN_TXBTO) Transmission Occurred for Buffer 29 Mask */
#define MCAN_TXBTO_TO29 MCAN_TXBTO_TO29_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTO_TO29_Msk instead */
#define MCAN_TXBTO_TO30_Pos 30 /**< (MCAN_TXBTO) Transmission Occurred for Buffer 30 Position */
#define MCAN_TXBTO_TO30_Msk (0x1U << MCAN_TXBTO_TO30_Pos) /**< (MCAN_TXBTO) Transmission Occurred for Buffer 30 Mask */
#define MCAN_TXBTO_TO30 MCAN_TXBTO_TO30_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTO_TO30_Msk instead */
#define MCAN_TXBTO_TO31_Pos 31 /**< (MCAN_TXBTO) Transmission Occurred for Buffer 31 Position */
#define MCAN_TXBTO_TO31_Msk (0x1U << MCAN_TXBTO_TO31_Pos) /**< (MCAN_TXBTO) Transmission Occurred for Buffer 31 Mask */
#define MCAN_TXBTO_TO31 MCAN_TXBTO_TO31_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTO_TO31_Msk instead */
#define MCAN_TXBTO_TO_Pos 0 /**< (MCAN_TXBTO Position) Transmission Occurred for Buffer 3x */
#define MCAN_TXBTO_TO_Msk (0xFFFFFFFFU << MCAN_TXBTO_TO_Pos) /**< (MCAN_TXBTO Mask) TO */
#define MCAN_TXBTO_TO(value) (MCAN_TXBTO_TO_Msk & ((value) << MCAN_TXBTO_TO_Pos))
#define MCAN_TXBTO_MASK (0xFFFFFFFFU) /**< \deprecated (MCAN_TXBTO) Register MASK (Use MCAN_TXBTO_Msk instead) */
#define MCAN_TXBTO_Msk (0xFFFFFFFFU) /**< (MCAN_TXBTO) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- MCAN_TXBCF : (MCAN Offset: 0xdc) (R/ 32) Transmit Buffer Cancellation Finished Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t CF0:1; /**< bit: 0 Cancellation Finished for Transmit Buffer 0 */
uint32_t CF1:1; /**< bit: 1 Cancellation Finished for Transmit Buffer 1 */
uint32_t CF2:1; /**< bit: 2 Cancellation Finished for Transmit Buffer 2 */
uint32_t CF3:1; /**< bit: 3 Cancellation Finished for Transmit Buffer 3 */
uint32_t CF4:1; /**< bit: 4 Cancellation Finished for Transmit Buffer 4 */
uint32_t CF5:1; /**< bit: 5 Cancellation Finished for Transmit Buffer 5 */
uint32_t CF6:1; /**< bit: 6 Cancellation Finished for Transmit Buffer 6 */
uint32_t CF7:1; /**< bit: 7 Cancellation Finished for Transmit Buffer 7 */
uint32_t CF8:1; /**< bit: 8 Cancellation Finished for Transmit Buffer 8 */
uint32_t CF9:1; /**< bit: 9 Cancellation Finished for Transmit Buffer 9 */
uint32_t CF10:1; /**< bit: 10 Cancellation Finished for Transmit Buffer 10 */
uint32_t CF11:1; /**< bit: 11 Cancellation Finished for Transmit Buffer 11 */
uint32_t CF12:1; /**< bit: 12 Cancellation Finished for Transmit Buffer 12 */
uint32_t CF13:1; /**< bit: 13 Cancellation Finished for Transmit Buffer 13 */
uint32_t CF14:1; /**< bit: 14 Cancellation Finished for Transmit Buffer 14 */
uint32_t CF15:1; /**< bit: 15 Cancellation Finished for Transmit Buffer 15 */
uint32_t CF16:1; /**< bit: 16 Cancellation Finished for Transmit Buffer 16 */
uint32_t CF17:1; /**< bit: 17 Cancellation Finished for Transmit Buffer 17 */
uint32_t CF18:1; /**< bit: 18 Cancellation Finished for Transmit Buffer 18 */
uint32_t CF19:1; /**< bit: 19 Cancellation Finished for Transmit Buffer 19 */
uint32_t CF20:1; /**< bit: 20 Cancellation Finished for Transmit Buffer 20 */
uint32_t CF21:1; /**< bit: 21 Cancellation Finished for Transmit Buffer 21 */
uint32_t CF22:1; /**< bit: 22 Cancellation Finished for Transmit Buffer 22 */
uint32_t CF23:1; /**< bit: 23 Cancellation Finished for Transmit Buffer 23 */
uint32_t CF24:1; /**< bit: 24 Cancellation Finished for Transmit Buffer 24 */
uint32_t CF25:1; /**< bit: 25 Cancellation Finished for Transmit Buffer 25 */
uint32_t CF26:1; /**< bit: 26 Cancellation Finished for Transmit Buffer 26 */
uint32_t CF27:1; /**< bit: 27 Cancellation Finished for Transmit Buffer 27 */
uint32_t CF28:1; /**< bit: 28 Cancellation Finished for Transmit Buffer 28 */
uint32_t CF29:1; /**< bit: 29 Cancellation Finished for Transmit Buffer 29 */
uint32_t CF30:1; /**< bit: 30 Cancellation Finished for Transmit Buffer 30 */
uint32_t CF31:1; /**< bit: 31 Cancellation Finished for Transmit Buffer 31 */
} bit; /**< Structure used for bit access */
struct {
uint32_t CF:32; /**< bit: 0..31 Cancellation Finished for Transmit Buffer 3x */
} vec; /**< Structure used for vec access */
uint32_t reg; /**< Type used for register access */
} MCAN_TXBCF_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define MCAN_TXBCF_OFFSET (0xDC) /**< (MCAN_TXBCF) Transmit Buffer Cancellation Finished Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define MCAN_TXBCF_CF0_Pos 0 /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 0 Position */
#define MCAN_TXBCF_CF0_Msk (0x1U << MCAN_TXBCF_CF0_Pos) /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 0 Mask */
#define MCAN_TXBCF_CF0 MCAN_TXBCF_CF0_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCF_CF0_Msk instead */
#define MCAN_TXBCF_CF1_Pos 1 /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 1 Position */
#define MCAN_TXBCF_CF1_Msk (0x1U << MCAN_TXBCF_CF1_Pos) /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 1 Mask */
#define MCAN_TXBCF_CF1 MCAN_TXBCF_CF1_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCF_CF1_Msk instead */
#define MCAN_TXBCF_CF2_Pos 2 /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 2 Position */
#define MCAN_TXBCF_CF2_Msk (0x1U << MCAN_TXBCF_CF2_Pos) /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 2 Mask */
#define MCAN_TXBCF_CF2 MCAN_TXBCF_CF2_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCF_CF2_Msk instead */
#define MCAN_TXBCF_CF3_Pos 3 /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 3 Position */
#define MCAN_TXBCF_CF3_Msk (0x1U << MCAN_TXBCF_CF3_Pos) /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 3 Mask */
#define MCAN_TXBCF_CF3 MCAN_TXBCF_CF3_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCF_CF3_Msk instead */
#define MCAN_TXBCF_CF4_Pos 4 /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 4 Position */
#define MCAN_TXBCF_CF4_Msk (0x1U << MCAN_TXBCF_CF4_Pos) /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 4 Mask */
#define MCAN_TXBCF_CF4 MCAN_TXBCF_CF4_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCF_CF4_Msk instead */
#define MCAN_TXBCF_CF5_Pos 5 /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 5 Position */
#define MCAN_TXBCF_CF5_Msk (0x1U << MCAN_TXBCF_CF5_Pos) /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 5 Mask */
#define MCAN_TXBCF_CF5 MCAN_TXBCF_CF5_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCF_CF5_Msk instead */
#define MCAN_TXBCF_CF6_Pos 6 /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 6 Position */
#define MCAN_TXBCF_CF6_Msk (0x1U << MCAN_TXBCF_CF6_Pos) /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 6 Mask */
#define MCAN_TXBCF_CF6 MCAN_TXBCF_CF6_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCF_CF6_Msk instead */
#define MCAN_TXBCF_CF7_Pos 7 /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 7 Position */
#define MCAN_TXBCF_CF7_Msk (0x1U << MCAN_TXBCF_CF7_Pos) /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 7 Mask */
#define MCAN_TXBCF_CF7 MCAN_TXBCF_CF7_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCF_CF7_Msk instead */
#define MCAN_TXBCF_CF8_Pos 8 /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 8 Position */
#define MCAN_TXBCF_CF8_Msk (0x1U << MCAN_TXBCF_CF8_Pos) /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 8 Mask */
#define MCAN_TXBCF_CF8 MCAN_TXBCF_CF8_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCF_CF8_Msk instead */
#define MCAN_TXBCF_CF9_Pos 9 /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 9 Position */
#define MCAN_TXBCF_CF9_Msk (0x1U << MCAN_TXBCF_CF9_Pos) /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 9 Mask */
#define MCAN_TXBCF_CF9 MCAN_TXBCF_CF9_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCF_CF9_Msk instead */
#define MCAN_TXBCF_CF10_Pos 10 /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 10 Position */
#define MCAN_TXBCF_CF10_Msk (0x1U << MCAN_TXBCF_CF10_Pos) /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 10 Mask */
#define MCAN_TXBCF_CF10 MCAN_TXBCF_CF10_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCF_CF10_Msk instead */
#define MCAN_TXBCF_CF11_Pos 11 /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 11 Position */
#define MCAN_TXBCF_CF11_Msk (0x1U << MCAN_TXBCF_CF11_Pos) /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 11 Mask */
#define MCAN_TXBCF_CF11 MCAN_TXBCF_CF11_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCF_CF11_Msk instead */
#define MCAN_TXBCF_CF12_Pos 12 /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 12 Position */
#define MCAN_TXBCF_CF12_Msk (0x1U << MCAN_TXBCF_CF12_Pos) /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 12 Mask */
#define MCAN_TXBCF_CF12 MCAN_TXBCF_CF12_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCF_CF12_Msk instead */
#define MCAN_TXBCF_CF13_Pos 13 /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 13 Position */
#define MCAN_TXBCF_CF13_Msk (0x1U << MCAN_TXBCF_CF13_Pos) /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 13 Mask */
#define MCAN_TXBCF_CF13 MCAN_TXBCF_CF13_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCF_CF13_Msk instead */
#define MCAN_TXBCF_CF14_Pos 14 /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 14 Position */
#define MCAN_TXBCF_CF14_Msk (0x1U << MCAN_TXBCF_CF14_Pos) /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 14 Mask */
#define MCAN_TXBCF_CF14 MCAN_TXBCF_CF14_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCF_CF14_Msk instead */
#define MCAN_TXBCF_CF15_Pos 15 /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 15 Position */
#define MCAN_TXBCF_CF15_Msk (0x1U << MCAN_TXBCF_CF15_Pos) /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 15 Mask */
#define MCAN_TXBCF_CF15 MCAN_TXBCF_CF15_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCF_CF15_Msk instead */
#define MCAN_TXBCF_CF16_Pos 16 /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 16 Position */
#define MCAN_TXBCF_CF16_Msk (0x1U << MCAN_TXBCF_CF16_Pos) /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 16 Mask */
#define MCAN_TXBCF_CF16 MCAN_TXBCF_CF16_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCF_CF16_Msk instead */
#define MCAN_TXBCF_CF17_Pos 17 /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 17 Position */
#define MCAN_TXBCF_CF17_Msk (0x1U << MCAN_TXBCF_CF17_Pos) /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 17 Mask */
#define MCAN_TXBCF_CF17 MCAN_TXBCF_CF17_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCF_CF17_Msk instead */
#define MCAN_TXBCF_CF18_Pos 18 /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 18 Position */
#define MCAN_TXBCF_CF18_Msk (0x1U << MCAN_TXBCF_CF18_Pos) /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 18 Mask */
#define MCAN_TXBCF_CF18 MCAN_TXBCF_CF18_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCF_CF18_Msk instead */
#define MCAN_TXBCF_CF19_Pos 19 /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 19 Position */
#define MCAN_TXBCF_CF19_Msk (0x1U << MCAN_TXBCF_CF19_Pos) /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 19 Mask */
#define MCAN_TXBCF_CF19 MCAN_TXBCF_CF19_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCF_CF19_Msk instead */
#define MCAN_TXBCF_CF20_Pos 20 /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 20 Position */
#define MCAN_TXBCF_CF20_Msk (0x1U << MCAN_TXBCF_CF20_Pos) /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 20 Mask */
#define MCAN_TXBCF_CF20 MCAN_TXBCF_CF20_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCF_CF20_Msk instead */
#define MCAN_TXBCF_CF21_Pos 21 /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 21 Position */
#define MCAN_TXBCF_CF21_Msk (0x1U << MCAN_TXBCF_CF21_Pos) /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 21 Mask */
#define MCAN_TXBCF_CF21 MCAN_TXBCF_CF21_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCF_CF21_Msk instead */
#define MCAN_TXBCF_CF22_Pos 22 /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 22 Position */
#define MCAN_TXBCF_CF22_Msk (0x1U << MCAN_TXBCF_CF22_Pos) /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 22 Mask */
#define MCAN_TXBCF_CF22 MCAN_TXBCF_CF22_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCF_CF22_Msk instead */
#define MCAN_TXBCF_CF23_Pos 23 /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 23 Position */
#define MCAN_TXBCF_CF23_Msk (0x1U << MCAN_TXBCF_CF23_Pos) /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 23 Mask */
#define MCAN_TXBCF_CF23 MCAN_TXBCF_CF23_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCF_CF23_Msk instead */
#define MCAN_TXBCF_CF24_Pos 24 /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 24 Position */
#define MCAN_TXBCF_CF24_Msk (0x1U << MCAN_TXBCF_CF24_Pos) /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 24 Mask */
#define MCAN_TXBCF_CF24 MCAN_TXBCF_CF24_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCF_CF24_Msk instead */
#define MCAN_TXBCF_CF25_Pos 25 /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 25 Position */
#define MCAN_TXBCF_CF25_Msk (0x1U << MCAN_TXBCF_CF25_Pos) /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 25 Mask */
#define MCAN_TXBCF_CF25 MCAN_TXBCF_CF25_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCF_CF25_Msk instead */
#define MCAN_TXBCF_CF26_Pos 26 /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 26 Position */
#define MCAN_TXBCF_CF26_Msk (0x1U << MCAN_TXBCF_CF26_Pos) /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 26 Mask */
#define MCAN_TXBCF_CF26 MCAN_TXBCF_CF26_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCF_CF26_Msk instead */
#define MCAN_TXBCF_CF27_Pos 27 /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 27 Position */
#define MCAN_TXBCF_CF27_Msk (0x1U << MCAN_TXBCF_CF27_Pos) /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 27 Mask */
#define MCAN_TXBCF_CF27 MCAN_TXBCF_CF27_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCF_CF27_Msk instead */
#define MCAN_TXBCF_CF28_Pos 28 /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 28 Position */
#define MCAN_TXBCF_CF28_Msk (0x1U << MCAN_TXBCF_CF28_Pos) /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 28 Mask */
#define MCAN_TXBCF_CF28 MCAN_TXBCF_CF28_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCF_CF28_Msk instead */
#define MCAN_TXBCF_CF29_Pos 29 /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 29 Position */
#define MCAN_TXBCF_CF29_Msk (0x1U << MCAN_TXBCF_CF29_Pos) /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 29 Mask */
#define MCAN_TXBCF_CF29 MCAN_TXBCF_CF29_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCF_CF29_Msk instead */
#define MCAN_TXBCF_CF30_Pos 30 /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 30 Position */
#define MCAN_TXBCF_CF30_Msk (0x1U << MCAN_TXBCF_CF30_Pos) /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 30 Mask */
#define MCAN_TXBCF_CF30 MCAN_TXBCF_CF30_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCF_CF30_Msk instead */
#define MCAN_TXBCF_CF31_Pos 31 /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 31 Position */
#define MCAN_TXBCF_CF31_Msk (0x1U << MCAN_TXBCF_CF31_Pos) /**< (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 31 Mask */
#define MCAN_TXBCF_CF31 MCAN_TXBCF_CF31_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCF_CF31_Msk instead */
#define MCAN_TXBCF_CF_Pos 0 /**< (MCAN_TXBCF Position) Cancellation Finished for Transmit Buffer 3x */
#define MCAN_TXBCF_CF_Msk (0xFFFFFFFFU << MCAN_TXBCF_CF_Pos) /**< (MCAN_TXBCF Mask) CF */
#define MCAN_TXBCF_CF(value) (MCAN_TXBCF_CF_Msk & ((value) << MCAN_TXBCF_CF_Pos))
#define MCAN_TXBCF_MASK (0xFFFFFFFFU) /**< \deprecated (MCAN_TXBCF) Register MASK (Use MCAN_TXBCF_Msk instead) */
#define MCAN_TXBCF_Msk (0xFFFFFFFFU) /**< (MCAN_TXBCF) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- MCAN_TXBTIE : (MCAN Offset: 0xe0) (R/W 32) Transmit Buffer Transmission Interrupt Enable Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t TIE0:1; /**< bit: 0 Transmission Interrupt Enable for Buffer 0 */
uint32_t TIE1:1; /**< bit: 1 Transmission Interrupt Enable for Buffer 1 */
uint32_t TIE2:1; /**< bit: 2 Transmission Interrupt Enable for Buffer 2 */
uint32_t TIE3:1; /**< bit: 3 Transmission Interrupt Enable for Buffer 3 */
uint32_t TIE4:1; /**< bit: 4 Transmission Interrupt Enable for Buffer 4 */
uint32_t TIE5:1; /**< bit: 5 Transmission Interrupt Enable for Buffer 5 */
uint32_t TIE6:1; /**< bit: 6 Transmission Interrupt Enable for Buffer 6 */
uint32_t TIE7:1; /**< bit: 7 Transmission Interrupt Enable for Buffer 7 */
uint32_t TIE8:1; /**< bit: 8 Transmission Interrupt Enable for Buffer 8 */
uint32_t TIE9:1; /**< bit: 9 Transmission Interrupt Enable for Buffer 9 */
uint32_t TIE10:1; /**< bit: 10 Transmission Interrupt Enable for Buffer 10 */
uint32_t TIE11:1; /**< bit: 11 Transmission Interrupt Enable for Buffer 11 */
uint32_t TIE12:1; /**< bit: 12 Transmission Interrupt Enable for Buffer 12 */
uint32_t TIE13:1; /**< bit: 13 Transmission Interrupt Enable for Buffer 13 */
uint32_t TIE14:1; /**< bit: 14 Transmission Interrupt Enable for Buffer 14 */
uint32_t TIE15:1; /**< bit: 15 Transmission Interrupt Enable for Buffer 15 */
uint32_t TIE16:1; /**< bit: 16 Transmission Interrupt Enable for Buffer 16 */
uint32_t TIE17:1; /**< bit: 17 Transmission Interrupt Enable for Buffer 17 */
uint32_t TIE18:1; /**< bit: 18 Transmission Interrupt Enable for Buffer 18 */
uint32_t TIE19:1; /**< bit: 19 Transmission Interrupt Enable for Buffer 19 */
uint32_t TIE20:1; /**< bit: 20 Transmission Interrupt Enable for Buffer 20 */
uint32_t TIE21:1; /**< bit: 21 Transmission Interrupt Enable for Buffer 21 */
uint32_t TIE22:1; /**< bit: 22 Transmission Interrupt Enable for Buffer 22 */
uint32_t TIE23:1; /**< bit: 23 Transmission Interrupt Enable for Buffer 23 */
uint32_t TIE24:1; /**< bit: 24 Transmission Interrupt Enable for Buffer 24 */
uint32_t TIE25:1; /**< bit: 25 Transmission Interrupt Enable for Buffer 25 */
uint32_t TIE26:1; /**< bit: 26 Transmission Interrupt Enable for Buffer 26 */
uint32_t TIE27:1; /**< bit: 27 Transmission Interrupt Enable for Buffer 27 */
uint32_t TIE28:1; /**< bit: 28 Transmission Interrupt Enable for Buffer 28 */
uint32_t TIE29:1; /**< bit: 29 Transmission Interrupt Enable for Buffer 29 */
uint32_t TIE30:1; /**< bit: 30 Transmission Interrupt Enable for Buffer 30 */
uint32_t TIE31:1; /**< bit: 31 Transmission Interrupt Enable for Buffer 31 */
} bit; /**< Structure used for bit access */
struct {
uint32_t TIE:32; /**< bit: 0..31 Transmission Interrupt Enable for Buffer 3x */
} vec; /**< Structure used for vec access */
uint32_t reg; /**< Type used for register access */
} MCAN_TXBTIE_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define MCAN_TXBTIE_OFFSET (0xE0) /**< (MCAN_TXBTIE) Transmit Buffer Transmission Interrupt Enable Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define MCAN_TXBTIE_TIE0_Pos 0 /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 0 Position */
#define MCAN_TXBTIE_TIE0_Msk (0x1U << MCAN_TXBTIE_TIE0_Pos) /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 0 Mask */
#define MCAN_TXBTIE_TIE0 MCAN_TXBTIE_TIE0_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTIE_TIE0_Msk instead */
#define MCAN_TXBTIE_TIE1_Pos 1 /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 1 Position */
#define MCAN_TXBTIE_TIE1_Msk (0x1U << MCAN_TXBTIE_TIE1_Pos) /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 1 Mask */
#define MCAN_TXBTIE_TIE1 MCAN_TXBTIE_TIE1_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTIE_TIE1_Msk instead */
#define MCAN_TXBTIE_TIE2_Pos 2 /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 2 Position */
#define MCAN_TXBTIE_TIE2_Msk (0x1U << MCAN_TXBTIE_TIE2_Pos) /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 2 Mask */
#define MCAN_TXBTIE_TIE2 MCAN_TXBTIE_TIE2_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTIE_TIE2_Msk instead */
#define MCAN_TXBTIE_TIE3_Pos 3 /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 3 Position */
#define MCAN_TXBTIE_TIE3_Msk (0x1U << MCAN_TXBTIE_TIE3_Pos) /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 3 Mask */
#define MCAN_TXBTIE_TIE3 MCAN_TXBTIE_TIE3_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTIE_TIE3_Msk instead */
#define MCAN_TXBTIE_TIE4_Pos 4 /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 4 Position */
#define MCAN_TXBTIE_TIE4_Msk (0x1U << MCAN_TXBTIE_TIE4_Pos) /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 4 Mask */
#define MCAN_TXBTIE_TIE4 MCAN_TXBTIE_TIE4_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTIE_TIE4_Msk instead */
#define MCAN_TXBTIE_TIE5_Pos 5 /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 5 Position */
#define MCAN_TXBTIE_TIE5_Msk (0x1U << MCAN_TXBTIE_TIE5_Pos) /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 5 Mask */
#define MCAN_TXBTIE_TIE5 MCAN_TXBTIE_TIE5_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTIE_TIE5_Msk instead */
#define MCAN_TXBTIE_TIE6_Pos 6 /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 6 Position */
#define MCAN_TXBTIE_TIE6_Msk (0x1U << MCAN_TXBTIE_TIE6_Pos) /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 6 Mask */
#define MCAN_TXBTIE_TIE6 MCAN_TXBTIE_TIE6_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTIE_TIE6_Msk instead */
#define MCAN_TXBTIE_TIE7_Pos 7 /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 7 Position */
#define MCAN_TXBTIE_TIE7_Msk (0x1U << MCAN_TXBTIE_TIE7_Pos) /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 7 Mask */
#define MCAN_TXBTIE_TIE7 MCAN_TXBTIE_TIE7_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTIE_TIE7_Msk instead */
#define MCAN_TXBTIE_TIE8_Pos 8 /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 8 Position */
#define MCAN_TXBTIE_TIE8_Msk (0x1U << MCAN_TXBTIE_TIE8_Pos) /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 8 Mask */
#define MCAN_TXBTIE_TIE8 MCAN_TXBTIE_TIE8_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTIE_TIE8_Msk instead */
#define MCAN_TXBTIE_TIE9_Pos 9 /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 9 Position */
#define MCAN_TXBTIE_TIE9_Msk (0x1U << MCAN_TXBTIE_TIE9_Pos) /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 9 Mask */
#define MCAN_TXBTIE_TIE9 MCAN_TXBTIE_TIE9_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTIE_TIE9_Msk instead */
#define MCAN_TXBTIE_TIE10_Pos 10 /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 10 Position */
#define MCAN_TXBTIE_TIE10_Msk (0x1U << MCAN_TXBTIE_TIE10_Pos) /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 10 Mask */
#define MCAN_TXBTIE_TIE10 MCAN_TXBTIE_TIE10_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTIE_TIE10_Msk instead */
#define MCAN_TXBTIE_TIE11_Pos 11 /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 11 Position */
#define MCAN_TXBTIE_TIE11_Msk (0x1U << MCAN_TXBTIE_TIE11_Pos) /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 11 Mask */
#define MCAN_TXBTIE_TIE11 MCAN_TXBTIE_TIE11_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTIE_TIE11_Msk instead */
#define MCAN_TXBTIE_TIE12_Pos 12 /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 12 Position */
#define MCAN_TXBTIE_TIE12_Msk (0x1U << MCAN_TXBTIE_TIE12_Pos) /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 12 Mask */
#define MCAN_TXBTIE_TIE12 MCAN_TXBTIE_TIE12_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTIE_TIE12_Msk instead */
#define MCAN_TXBTIE_TIE13_Pos 13 /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 13 Position */
#define MCAN_TXBTIE_TIE13_Msk (0x1U << MCAN_TXBTIE_TIE13_Pos) /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 13 Mask */
#define MCAN_TXBTIE_TIE13 MCAN_TXBTIE_TIE13_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTIE_TIE13_Msk instead */
#define MCAN_TXBTIE_TIE14_Pos 14 /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 14 Position */
#define MCAN_TXBTIE_TIE14_Msk (0x1U << MCAN_TXBTIE_TIE14_Pos) /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 14 Mask */
#define MCAN_TXBTIE_TIE14 MCAN_TXBTIE_TIE14_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTIE_TIE14_Msk instead */
#define MCAN_TXBTIE_TIE15_Pos 15 /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 15 Position */
#define MCAN_TXBTIE_TIE15_Msk (0x1U << MCAN_TXBTIE_TIE15_Pos) /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 15 Mask */
#define MCAN_TXBTIE_TIE15 MCAN_TXBTIE_TIE15_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTIE_TIE15_Msk instead */
#define MCAN_TXBTIE_TIE16_Pos 16 /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 16 Position */
#define MCAN_TXBTIE_TIE16_Msk (0x1U << MCAN_TXBTIE_TIE16_Pos) /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 16 Mask */
#define MCAN_TXBTIE_TIE16 MCAN_TXBTIE_TIE16_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTIE_TIE16_Msk instead */
#define MCAN_TXBTIE_TIE17_Pos 17 /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 17 Position */
#define MCAN_TXBTIE_TIE17_Msk (0x1U << MCAN_TXBTIE_TIE17_Pos) /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 17 Mask */
#define MCAN_TXBTIE_TIE17 MCAN_TXBTIE_TIE17_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTIE_TIE17_Msk instead */
#define MCAN_TXBTIE_TIE18_Pos 18 /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 18 Position */
#define MCAN_TXBTIE_TIE18_Msk (0x1U << MCAN_TXBTIE_TIE18_Pos) /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 18 Mask */
#define MCAN_TXBTIE_TIE18 MCAN_TXBTIE_TIE18_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTIE_TIE18_Msk instead */
#define MCAN_TXBTIE_TIE19_Pos 19 /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 19 Position */
#define MCAN_TXBTIE_TIE19_Msk (0x1U << MCAN_TXBTIE_TIE19_Pos) /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 19 Mask */
#define MCAN_TXBTIE_TIE19 MCAN_TXBTIE_TIE19_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTIE_TIE19_Msk instead */
#define MCAN_TXBTIE_TIE20_Pos 20 /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 20 Position */
#define MCAN_TXBTIE_TIE20_Msk (0x1U << MCAN_TXBTIE_TIE20_Pos) /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 20 Mask */
#define MCAN_TXBTIE_TIE20 MCAN_TXBTIE_TIE20_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTIE_TIE20_Msk instead */
#define MCAN_TXBTIE_TIE21_Pos 21 /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 21 Position */
#define MCAN_TXBTIE_TIE21_Msk (0x1U << MCAN_TXBTIE_TIE21_Pos) /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 21 Mask */
#define MCAN_TXBTIE_TIE21 MCAN_TXBTIE_TIE21_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTIE_TIE21_Msk instead */
#define MCAN_TXBTIE_TIE22_Pos 22 /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 22 Position */
#define MCAN_TXBTIE_TIE22_Msk (0x1U << MCAN_TXBTIE_TIE22_Pos) /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 22 Mask */
#define MCAN_TXBTIE_TIE22 MCAN_TXBTIE_TIE22_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTIE_TIE22_Msk instead */
#define MCAN_TXBTIE_TIE23_Pos 23 /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 23 Position */
#define MCAN_TXBTIE_TIE23_Msk (0x1U << MCAN_TXBTIE_TIE23_Pos) /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 23 Mask */
#define MCAN_TXBTIE_TIE23 MCAN_TXBTIE_TIE23_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTIE_TIE23_Msk instead */
#define MCAN_TXBTIE_TIE24_Pos 24 /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 24 Position */
#define MCAN_TXBTIE_TIE24_Msk (0x1U << MCAN_TXBTIE_TIE24_Pos) /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 24 Mask */
#define MCAN_TXBTIE_TIE24 MCAN_TXBTIE_TIE24_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTIE_TIE24_Msk instead */
#define MCAN_TXBTIE_TIE25_Pos 25 /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 25 Position */
#define MCAN_TXBTIE_TIE25_Msk (0x1U << MCAN_TXBTIE_TIE25_Pos) /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 25 Mask */
#define MCAN_TXBTIE_TIE25 MCAN_TXBTIE_TIE25_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTIE_TIE25_Msk instead */
#define MCAN_TXBTIE_TIE26_Pos 26 /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 26 Position */
#define MCAN_TXBTIE_TIE26_Msk (0x1U << MCAN_TXBTIE_TIE26_Pos) /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 26 Mask */
#define MCAN_TXBTIE_TIE26 MCAN_TXBTIE_TIE26_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTIE_TIE26_Msk instead */
#define MCAN_TXBTIE_TIE27_Pos 27 /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 27 Position */
#define MCAN_TXBTIE_TIE27_Msk (0x1U << MCAN_TXBTIE_TIE27_Pos) /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 27 Mask */
#define MCAN_TXBTIE_TIE27 MCAN_TXBTIE_TIE27_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTIE_TIE27_Msk instead */
#define MCAN_TXBTIE_TIE28_Pos 28 /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 28 Position */
#define MCAN_TXBTIE_TIE28_Msk (0x1U << MCAN_TXBTIE_TIE28_Pos) /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 28 Mask */
#define MCAN_TXBTIE_TIE28 MCAN_TXBTIE_TIE28_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTIE_TIE28_Msk instead */
#define MCAN_TXBTIE_TIE29_Pos 29 /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 29 Position */
#define MCAN_TXBTIE_TIE29_Msk (0x1U << MCAN_TXBTIE_TIE29_Pos) /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 29 Mask */
#define MCAN_TXBTIE_TIE29 MCAN_TXBTIE_TIE29_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTIE_TIE29_Msk instead */
#define MCAN_TXBTIE_TIE30_Pos 30 /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 30 Position */
#define MCAN_TXBTIE_TIE30_Msk (0x1U << MCAN_TXBTIE_TIE30_Pos) /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 30 Mask */
#define MCAN_TXBTIE_TIE30 MCAN_TXBTIE_TIE30_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTIE_TIE30_Msk instead */
#define MCAN_TXBTIE_TIE31_Pos 31 /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 31 Position */
#define MCAN_TXBTIE_TIE31_Msk (0x1U << MCAN_TXBTIE_TIE31_Pos) /**< (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 31 Mask */
#define MCAN_TXBTIE_TIE31 MCAN_TXBTIE_TIE31_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBTIE_TIE31_Msk instead */
#define MCAN_TXBTIE_TIE_Pos 0 /**< (MCAN_TXBTIE Position) Transmission Interrupt Enable for Buffer 3x */
#define MCAN_TXBTIE_TIE_Msk (0xFFFFFFFFU << MCAN_TXBTIE_TIE_Pos) /**< (MCAN_TXBTIE Mask) TIE */
#define MCAN_TXBTIE_TIE(value) (MCAN_TXBTIE_TIE_Msk & ((value) << MCAN_TXBTIE_TIE_Pos))
#define MCAN_TXBTIE_MASK (0xFFFFFFFFU) /**< \deprecated (MCAN_TXBTIE) Register MASK (Use MCAN_TXBTIE_Msk instead) */
#define MCAN_TXBTIE_Msk (0xFFFFFFFFU) /**< (MCAN_TXBTIE) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- MCAN_TXBCIE : (MCAN Offset: 0xe4) (R/W 32) Transmit Buffer Cancellation Finished Interrupt Enable Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t CFIE0:1; /**< bit: 0 Cancellation Finished Interrupt Enable for Transmit Buffer 0 */
uint32_t CFIE1:1; /**< bit: 1 Cancellation Finished Interrupt Enable for Transmit Buffer 1 */
uint32_t CFIE2:1; /**< bit: 2 Cancellation Finished Interrupt Enable for Transmit Buffer 2 */
uint32_t CFIE3:1; /**< bit: 3 Cancellation Finished Interrupt Enable for Transmit Buffer 3 */
uint32_t CFIE4:1; /**< bit: 4 Cancellation Finished Interrupt Enable for Transmit Buffer 4 */
uint32_t CFIE5:1; /**< bit: 5 Cancellation Finished Interrupt Enable for Transmit Buffer 5 */
uint32_t CFIE6:1; /**< bit: 6 Cancellation Finished Interrupt Enable for Transmit Buffer 6 */
uint32_t CFIE7:1; /**< bit: 7 Cancellation Finished Interrupt Enable for Transmit Buffer 7 */
uint32_t CFIE8:1; /**< bit: 8 Cancellation Finished Interrupt Enable for Transmit Buffer 8 */
uint32_t CFIE9:1; /**< bit: 9 Cancellation Finished Interrupt Enable for Transmit Buffer 9 */
uint32_t CFIE10:1; /**< bit: 10 Cancellation Finished Interrupt Enable for Transmit Buffer 10 */
uint32_t CFIE11:1; /**< bit: 11 Cancellation Finished Interrupt Enable for Transmit Buffer 11 */
uint32_t CFIE12:1; /**< bit: 12 Cancellation Finished Interrupt Enable for Transmit Buffer 12 */
uint32_t CFIE13:1; /**< bit: 13 Cancellation Finished Interrupt Enable for Transmit Buffer 13 */
uint32_t CFIE14:1; /**< bit: 14 Cancellation Finished Interrupt Enable for Transmit Buffer 14 */
uint32_t CFIE15:1; /**< bit: 15 Cancellation Finished Interrupt Enable for Transmit Buffer 15 */
uint32_t CFIE16:1; /**< bit: 16 Cancellation Finished Interrupt Enable for Transmit Buffer 16 */
uint32_t CFIE17:1; /**< bit: 17 Cancellation Finished Interrupt Enable for Transmit Buffer 17 */
uint32_t CFIE18:1; /**< bit: 18 Cancellation Finished Interrupt Enable for Transmit Buffer 18 */
uint32_t CFIE19:1; /**< bit: 19 Cancellation Finished Interrupt Enable for Transmit Buffer 19 */
uint32_t CFIE20:1; /**< bit: 20 Cancellation Finished Interrupt Enable for Transmit Buffer 20 */
uint32_t CFIE21:1; /**< bit: 21 Cancellation Finished Interrupt Enable for Transmit Buffer 21 */
uint32_t CFIE22:1; /**< bit: 22 Cancellation Finished Interrupt Enable for Transmit Buffer 22 */
uint32_t CFIE23:1; /**< bit: 23 Cancellation Finished Interrupt Enable for Transmit Buffer 23 */
uint32_t CFIE24:1; /**< bit: 24 Cancellation Finished Interrupt Enable for Transmit Buffer 24 */
uint32_t CFIE25:1; /**< bit: 25 Cancellation Finished Interrupt Enable for Transmit Buffer 25 */
uint32_t CFIE26:1; /**< bit: 26 Cancellation Finished Interrupt Enable for Transmit Buffer 26 */
uint32_t CFIE27:1; /**< bit: 27 Cancellation Finished Interrupt Enable for Transmit Buffer 27 */
uint32_t CFIE28:1; /**< bit: 28 Cancellation Finished Interrupt Enable for Transmit Buffer 28 */
uint32_t CFIE29:1; /**< bit: 29 Cancellation Finished Interrupt Enable for Transmit Buffer 29 */
uint32_t CFIE30:1; /**< bit: 30 Cancellation Finished Interrupt Enable for Transmit Buffer 30 */
uint32_t CFIE31:1; /**< bit: 31 Cancellation Finished Interrupt Enable for Transmit Buffer 31 */
} bit; /**< Structure used for bit access */
struct {
uint32_t CFIE:32; /**< bit: 0..31 Cancellation Finished Interrupt Enable for Transmit Buffer 3x */
} vec; /**< Structure used for vec access */
uint32_t reg; /**< Type used for register access */
} MCAN_TXBCIE_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define MCAN_TXBCIE_OFFSET (0xE4) /**< (MCAN_TXBCIE) Transmit Buffer Cancellation Finished Interrupt Enable Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define MCAN_TXBCIE_CFIE0_Pos 0 /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 0 Position */
#define MCAN_TXBCIE_CFIE0_Msk (0x1U << MCAN_TXBCIE_CFIE0_Pos) /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 0 Mask */
#define MCAN_TXBCIE_CFIE0 MCAN_TXBCIE_CFIE0_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCIE_CFIE0_Msk instead */
#define MCAN_TXBCIE_CFIE1_Pos 1 /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 1 Position */
#define MCAN_TXBCIE_CFIE1_Msk (0x1U << MCAN_TXBCIE_CFIE1_Pos) /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 1 Mask */
#define MCAN_TXBCIE_CFIE1 MCAN_TXBCIE_CFIE1_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCIE_CFIE1_Msk instead */
#define MCAN_TXBCIE_CFIE2_Pos 2 /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 2 Position */
#define MCAN_TXBCIE_CFIE2_Msk (0x1U << MCAN_TXBCIE_CFIE2_Pos) /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 2 Mask */
#define MCAN_TXBCIE_CFIE2 MCAN_TXBCIE_CFIE2_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCIE_CFIE2_Msk instead */
#define MCAN_TXBCIE_CFIE3_Pos 3 /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 3 Position */
#define MCAN_TXBCIE_CFIE3_Msk (0x1U << MCAN_TXBCIE_CFIE3_Pos) /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 3 Mask */
#define MCAN_TXBCIE_CFIE3 MCAN_TXBCIE_CFIE3_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCIE_CFIE3_Msk instead */
#define MCAN_TXBCIE_CFIE4_Pos 4 /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 4 Position */
#define MCAN_TXBCIE_CFIE4_Msk (0x1U << MCAN_TXBCIE_CFIE4_Pos) /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 4 Mask */
#define MCAN_TXBCIE_CFIE4 MCAN_TXBCIE_CFIE4_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCIE_CFIE4_Msk instead */
#define MCAN_TXBCIE_CFIE5_Pos 5 /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 5 Position */
#define MCAN_TXBCIE_CFIE5_Msk (0x1U << MCAN_TXBCIE_CFIE5_Pos) /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 5 Mask */
#define MCAN_TXBCIE_CFIE5 MCAN_TXBCIE_CFIE5_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCIE_CFIE5_Msk instead */
#define MCAN_TXBCIE_CFIE6_Pos 6 /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 6 Position */
#define MCAN_TXBCIE_CFIE6_Msk (0x1U << MCAN_TXBCIE_CFIE6_Pos) /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 6 Mask */
#define MCAN_TXBCIE_CFIE6 MCAN_TXBCIE_CFIE6_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCIE_CFIE6_Msk instead */
#define MCAN_TXBCIE_CFIE7_Pos 7 /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 7 Position */
#define MCAN_TXBCIE_CFIE7_Msk (0x1U << MCAN_TXBCIE_CFIE7_Pos) /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 7 Mask */
#define MCAN_TXBCIE_CFIE7 MCAN_TXBCIE_CFIE7_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCIE_CFIE7_Msk instead */
#define MCAN_TXBCIE_CFIE8_Pos 8 /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 8 Position */
#define MCAN_TXBCIE_CFIE8_Msk (0x1U << MCAN_TXBCIE_CFIE8_Pos) /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 8 Mask */
#define MCAN_TXBCIE_CFIE8 MCAN_TXBCIE_CFIE8_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCIE_CFIE8_Msk instead */
#define MCAN_TXBCIE_CFIE9_Pos 9 /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 9 Position */
#define MCAN_TXBCIE_CFIE9_Msk (0x1U << MCAN_TXBCIE_CFIE9_Pos) /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 9 Mask */
#define MCAN_TXBCIE_CFIE9 MCAN_TXBCIE_CFIE9_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCIE_CFIE9_Msk instead */
#define MCAN_TXBCIE_CFIE10_Pos 10 /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 10 Position */
#define MCAN_TXBCIE_CFIE10_Msk (0x1U << MCAN_TXBCIE_CFIE10_Pos) /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 10 Mask */
#define MCAN_TXBCIE_CFIE10 MCAN_TXBCIE_CFIE10_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCIE_CFIE10_Msk instead */
#define MCAN_TXBCIE_CFIE11_Pos 11 /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 11 Position */
#define MCAN_TXBCIE_CFIE11_Msk (0x1U << MCAN_TXBCIE_CFIE11_Pos) /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 11 Mask */
#define MCAN_TXBCIE_CFIE11 MCAN_TXBCIE_CFIE11_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCIE_CFIE11_Msk instead */
#define MCAN_TXBCIE_CFIE12_Pos 12 /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 12 Position */
#define MCAN_TXBCIE_CFIE12_Msk (0x1U << MCAN_TXBCIE_CFIE12_Pos) /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 12 Mask */
#define MCAN_TXBCIE_CFIE12 MCAN_TXBCIE_CFIE12_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCIE_CFIE12_Msk instead */
#define MCAN_TXBCIE_CFIE13_Pos 13 /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 13 Position */
#define MCAN_TXBCIE_CFIE13_Msk (0x1U << MCAN_TXBCIE_CFIE13_Pos) /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 13 Mask */
#define MCAN_TXBCIE_CFIE13 MCAN_TXBCIE_CFIE13_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCIE_CFIE13_Msk instead */
#define MCAN_TXBCIE_CFIE14_Pos 14 /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 14 Position */
#define MCAN_TXBCIE_CFIE14_Msk (0x1U << MCAN_TXBCIE_CFIE14_Pos) /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 14 Mask */
#define MCAN_TXBCIE_CFIE14 MCAN_TXBCIE_CFIE14_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCIE_CFIE14_Msk instead */
#define MCAN_TXBCIE_CFIE15_Pos 15 /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 15 Position */
#define MCAN_TXBCIE_CFIE15_Msk (0x1U << MCAN_TXBCIE_CFIE15_Pos) /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 15 Mask */
#define MCAN_TXBCIE_CFIE15 MCAN_TXBCIE_CFIE15_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCIE_CFIE15_Msk instead */
#define MCAN_TXBCIE_CFIE16_Pos 16 /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 16 Position */
#define MCAN_TXBCIE_CFIE16_Msk (0x1U << MCAN_TXBCIE_CFIE16_Pos) /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 16 Mask */
#define MCAN_TXBCIE_CFIE16 MCAN_TXBCIE_CFIE16_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCIE_CFIE16_Msk instead */
#define MCAN_TXBCIE_CFIE17_Pos 17 /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 17 Position */
#define MCAN_TXBCIE_CFIE17_Msk (0x1U << MCAN_TXBCIE_CFIE17_Pos) /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 17 Mask */
#define MCAN_TXBCIE_CFIE17 MCAN_TXBCIE_CFIE17_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCIE_CFIE17_Msk instead */
#define MCAN_TXBCIE_CFIE18_Pos 18 /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 18 Position */
#define MCAN_TXBCIE_CFIE18_Msk (0x1U << MCAN_TXBCIE_CFIE18_Pos) /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 18 Mask */
#define MCAN_TXBCIE_CFIE18 MCAN_TXBCIE_CFIE18_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCIE_CFIE18_Msk instead */
#define MCAN_TXBCIE_CFIE19_Pos 19 /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 19 Position */
#define MCAN_TXBCIE_CFIE19_Msk (0x1U << MCAN_TXBCIE_CFIE19_Pos) /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 19 Mask */
#define MCAN_TXBCIE_CFIE19 MCAN_TXBCIE_CFIE19_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCIE_CFIE19_Msk instead */
#define MCAN_TXBCIE_CFIE20_Pos 20 /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 20 Position */
#define MCAN_TXBCIE_CFIE20_Msk (0x1U << MCAN_TXBCIE_CFIE20_Pos) /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 20 Mask */
#define MCAN_TXBCIE_CFIE20 MCAN_TXBCIE_CFIE20_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCIE_CFIE20_Msk instead */
#define MCAN_TXBCIE_CFIE21_Pos 21 /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 21 Position */
#define MCAN_TXBCIE_CFIE21_Msk (0x1U << MCAN_TXBCIE_CFIE21_Pos) /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 21 Mask */
#define MCAN_TXBCIE_CFIE21 MCAN_TXBCIE_CFIE21_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCIE_CFIE21_Msk instead */
#define MCAN_TXBCIE_CFIE22_Pos 22 /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 22 Position */
#define MCAN_TXBCIE_CFIE22_Msk (0x1U << MCAN_TXBCIE_CFIE22_Pos) /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 22 Mask */
#define MCAN_TXBCIE_CFIE22 MCAN_TXBCIE_CFIE22_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCIE_CFIE22_Msk instead */
#define MCAN_TXBCIE_CFIE23_Pos 23 /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 23 Position */
#define MCAN_TXBCIE_CFIE23_Msk (0x1U << MCAN_TXBCIE_CFIE23_Pos) /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 23 Mask */
#define MCAN_TXBCIE_CFIE23 MCAN_TXBCIE_CFIE23_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCIE_CFIE23_Msk instead */
#define MCAN_TXBCIE_CFIE24_Pos 24 /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 24 Position */
#define MCAN_TXBCIE_CFIE24_Msk (0x1U << MCAN_TXBCIE_CFIE24_Pos) /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 24 Mask */
#define MCAN_TXBCIE_CFIE24 MCAN_TXBCIE_CFIE24_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCIE_CFIE24_Msk instead */
#define MCAN_TXBCIE_CFIE25_Pos 25 /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 25 Position */
#define MCAN_TXBCIE_CFIE25_Msk (0x1U << MCAN_TXBCIE_CFIE25_Pos) /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 25 Mask */
#define MCAN_TXBCIE_CFIE25 MCAN_TXBCIE_CFIE25_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCIE_CFIE25_Msk instead */
#define MCAN_TXBCIE_CFIE26_Pos 26 /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 26 Position */
#define MCAN_TXBCIE_CFIE26_Msk (0x1U << MCAN_TXBCIE_CFIE26_Pos) /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 26 Mask */
#define MCAN_TXBCIE_CFIE26 MCAN_TXBCIE_CFIE26_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCIE_CFIE26_Msk instead */
#define MCAN_TXBCIE_CFIE27_Pos 27 /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 27 Position */
#define MCAN_TXBCIE_CFIE27_Msk (0x1U << MCAN_TXBCIE_CFIE27_Pos) /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 27 Mask */
#define MCAN_TXBCIE_CFIE27 MCAN_TXBCIE_CFIE27_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCIE_CFIE27_Msk instead */
#define MCAN_TXBCIE_CFIE28_Pos 28 /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 28 Position */
#define MCAN_TXBCIE_CFIE28_Msk (0x1U << MCAN_TXBCIE_CFIE28_Pos) /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 28 Mask */
#define MCAN_TXBCIE_CFIE28 MCAN_TXBCIE_CFIE28_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCIE_CFIE28_Msk instead */
#define MCAN_TXBCIE_CFIE29_Pos 29 /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 29 Position */
#define MCAN_TXBCIE_CFIE29_Msk (0x1U << MCAN_TXBCIE_CFIE29_Pos) /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 29 Mask */
#define MCAN_TXBCIE_CFIE29 MCAN_TXBCIE_CFIE29_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCIE_CFIE29_Msk instead */
#define MCAN_TXBCIE_CFIE30_Pos 30 /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 30 Position */
#define MCAN_TXBCIE_CFIE30_Msk (0x1U << MCAN_TXBCIE_CFIE30_Pos) /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 30 Mask */
#define MCAN_TXBCIE_CFIE30 MCAN_TXBCIE_CFIE30_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCIE_CFIE30_Msk instead */
#define MCAN_TXBCIE_CFIE31_Pos 31 /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 31 Position */
#define MCAN_TXBCIE_CFIE31_Msk (0x1U << MCAN_TXBCIE_CFIE31_Pos) /**< (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 31 Mask */
#define MCAN_TXBCIE_CFIE31 MCAN_TXBCIE_CFIE31_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXBCIE_CFIE31_Msk instead */
#define MCAN_TXBCIE_CFIE_Pos 0 /**< (MCAN_TXBCIE Position) Cancellation Finished Interrupt Enable for Transmit Buffer 3x */
#define MCAN_TXBCIE_CFIE_Msk (0xFFFFFFFFU << MCAN_TXBCIE_CFIE_Pos) /**< (MCAN_TXBCIE Mask) CFIE */
#define MCAN_TXBCIE_CFIE(value) (MCAN_TXBCIE_CFIE_Msk & ((value) << MCAN_TXBCIE_CFIE_Pos))
#define MCAN_TXBCIE_MASK (0xFFFFFFFFU) /**< \deprecated (MCAN_TXBCIE) Register MASK (Use MCAN_TXBCIE_Msk instead) */
#define MCAN_TXBCIE_Msk (0xFFFFFFFFU) /**< (MCAN_TXBCIE) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- MCAN_TXEFC : (MCAN Offset: 0xf0) (R/W 32) Transmit Event FIFO Configuration Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t :2; /**< bit: 0..1 Reserved */
uint32_t EFSA:14; /**< bit: 2..15 Event FIFO Start Address */
uint32_t EFS:6; /**< bit: 16..21 Event FIFO Size */
uint32_t :2; /**< bit: 22..23 Reserved */
uint32_t EFWM:6; /**< bit: 24..29 Event FIFO Watermark */
uint32_t :2; /**< bit: 30..31 Reserved */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} MCAN_TXEFC_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define MCAN_TXEFC_OFFSET (0xF0) /**< (MCAN_TXEFC) Transmit Event FIFO Configuration Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define MCAN_TXEFC_EFSA_Pos 2 /**< (MCAN_TXEFC) Event FIFO Start Address Position */
#define MCAN_TXEFC_EFSA_Msk (0x3FFFU << MCAN_TXEFC_EFSA_Pos) /**< (MCAN_TXEFC) Event FIFO Start Address Mask */
#define MCAN_TXEFC_EFSA(value) (MCAN_TXEFC_EFSA_Msk & ((value) << MCAN_TXEFC_EFSA_Pos))
#define MCAN_TXEFC_EFS_Pos 16 /**< (MCAN_TXEFC) Event FIFO Size Position */
#define MCAN_TXEFC_EFS_Msk (0x3FU << MCAN_TXEFC_EFS_Pos) /**< (MCAN_TXEFC) Event FIFO Size Mask */
#define MCAN_TXEFC_EFS(value) (MCAN_TXEFC_EFS_Msk & ((value) << MCAN_TXEFC_EFS_Pos))
#define MCAN_TXEFC_EFWM_Pos 24 /**< (MCAN_TXEFC) Event FIFO Watermark Position */
#define MCAN_TXEFC_EFWM_Msk (0x3FU << MCAN_TXEFC_EFWM_Pos) /**< (MCAN_TXEFC) Event FIFO Watermark Mask */
#define MCAN_TXEFC_EFWM(value) (MCAN_TXEFC_EFWM_Msk & ((value) << MCAN_TXEFC_EFWM_Pos))
#define MCAN_TXEFC_MASK (0x3F3FFFFCU) /**< \deprecated (MCAN_TXEFC) Register MASK (Use MCAN_TXEFC_Msk instead) */
#define MCAN_TXEFC_Msk (0x3F3FFFFCU) /**< (MCAN_TXEFC) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- MCAN_TXEFS : (MCAN Offset: 0xf4) (R/ 32) Transmit Event FIFO Status Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t EFFL:6; /**< bit: 0..5 Event FIFO Fill Level */
uint32_t :2; /**< bit: 6..7 Reserved */
uint32_t EFGI:5; /**< bit: 8..12 Event FIFO Get Index */
uint32_t :3; /**< bit: 13..15 Reserved */
uint32_t EFPI:5; /**< bit: 16..20 Event FIFO Put Index */
uint32_t :3; /**< bit: 21..23 Reserved */
uint32_t EFF:1; /**< bit: 24 Event FIFO Full */
uint32_t TEFL:1; /**< bit: 25 Tx Event FIFO Element Lost */
uint32_t :6; /**< bit: 26..31 Reserved */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} MCAN_TXEFS_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define MCAN_TXEFS_OFFSET (0xF4) /**< (MCAN_TXEFS) Transmit Event FIFO Status Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define MCAN_TXEFS_EFFL_Pos 0 /**< (MCAN_TXEFS) Event FIFO Fill Level Position */
#define MCAN_TXEFS_EFFL_Msk (0x3FU << MCAN_TXEFS_EFFL_Pos) /**< (MCAN_TXEFS) Event FIFO Fill Level Mask */
#define MCAN_TXEFS_EFFL(value) (MCAN_TXEFS_EFFL_Msk & ((value) << MCAN_TXEFS_EFFL_Pos))
#define MCAN_TXEFS_EFGI_Pos 8 /**< (MCAN_TXEFS) Event FIFO Get Index Position */
#define MCAN_TXEFS_EFGI_Msk (0x1FU << MCAN_TXEFS_EFGI_Pos) /**< (MCAN_TXEFS) Event FIFO Get Index Mask */
#define MCAN_TXEFS_EFGI(value) (MCAN_TXEFS_EFGI_Msk & ((value) << MCAN_TXEFS_EFGI_Pos))
#define MCAN_TXEFS_EFPI_Pos 16 /**< (MCAN_TXEFS) Event FIFO Put Index Position */
#define MCAN_TXEFS_EFPI_Msk (0x1FU << MCAN_TXEFS_EFPI_Pos) /**< (MCAN_TXEFS) Event FIFO Put Index Mask */
#define MCAN_TXEFS_EFPI(value) (MCAN_TXEFS_EFPI_Msk & ((value) << MCAN_TXEFS_EFPI_Pos))
#define MCAN_TXEFS_EFF_Pos 24 /**< (MCAN_TXEFS) Event FIFO Full Position */
#define MCAN_TXEFS_EFF_Msk (0x1U << MCAN_TXEFS_EFF_Pos) /**< (MCAN_TXEFS) Event FIFO Full Mask */
#define MCAN_TXEFS_EFF MCAN_TXEFS_EFF_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXEFS_EFF_Msk instead */
#define MCAN_TXEFS_TEFL_Pos 25 /**< (MCAN_TXEFS) Tx Event FIFO Element Lost Position */
#define MCAN_TXEFS_TEFL_Msk (0x1U << MCAN_TXEFS_TEFL_Pos) /**< (MCAN_TXEFS) Tx Event FIFO Element Lost Mask */
#define MCAN_TXEFS_TEFL MCAN_TXEFS_TEFL_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use MCAN_TXEFS_TEFL_Msk instead */
#define MCAN_TXEFS_MASK (0x31F1F3FU) /**< \deprecated (MCAN_TXEFS) Register MASK (Use MCAN_TXEFS_Msk instead) */
#define MCAN_TXEFS_Msk (0x31F1F3FU) /**< (MCAN_TXEFS) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- MCAN_TXEFA : (MCAN Offset: 0xf8) (R/W 32) Transmit Event FIFO Acknowledge Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t EFAI:5; /**< bit: 0..4 Event FIFO Acknowledge Index */
uint32_t :27; /**< bit: 5..31 Reserved */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} MCAN_TXEFA_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define MCAN_TXEFA_OFFSET (0xF8) /**< (MCAN_TXEFA) Transmit Event FIFO Acknowledge Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define MCAN_TXEFA_EFAI_Pos 0 /**< (MCAN_TXEFA) Event FIFO Acknowledge Index Position */
#define MCAN_TXEFA_EFAI_Msk (0x1FU << MCAN_TXEFA_EFAI_Pos) /**< (MCAN_TXEFA) Event FIFO Acknowledge Index Mask */
#define MCAN_TXEFA_EFAI(value) (MCAN_TXEFA_EFAI_Msk & ((value) << MCAN_TXEFA_EFAI_Pos))
#define MCAN_TXEFA_MASK (0x1FU) /**< \deprecated (MCAN_TXEFA) Register MASK (Use MCAN_TXEFA_Msk instead) */
#define MCAN_TXEFA_Msk (0x1FU) /**< (MCAN_TXEFA) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#if COMPONENT_TYPEDEF_STYLE == 'R'
/** \brief MCAN hardware registers */
typedef struct {
__I uint32_t Reserved1[2];
__IO uint32_t MCAN_CUST; /**< (MCAN Offset: 0x08) Customer Register */
__IO uint32_t MCAN_FBTP; /**< (MCAN Offset: 0x0C) Fast Bit Timing and Prescaler Register */
__IO uint32_t MCAN_TEST; /**< (MCAN Offset: 0x10) Test Register */
__IO uint32_t MCAN_RWD; /**< (MCAN Offset: 0x14) RAM Watchdog Register */
__IO uint32_t MCAN_CCCR; /**< (MCAN Offset: 0x18) CC Control Register */
__IO uint32_t MCAN_BTP; /**< (MCAN Offset: 0x1C) Bit Timing and Prescaler Register */
__IO uint32_t MCAN_TSCC; /**< (MCAN Offset: 0x20) Timestamp Counter Configuration Register */
__IO uint32_t MCAN_TSCV; /**< (MCAN Offset: 0x24) Timestamp Counter Value Register */
__IO uint32_t MCAN_TOCC; /**< (MCAN Offset: 0x28) Timeout Counter Configuration Register */
__IO uint32_t MCAN_TOCV; /**< (MCAN Offset: 0x2C) Timeout Counter Value Register */
__I uint32_t Reserved2[4];
__I uint32_t MCAN_ECR; /**< (MCAN Offset: 0x40) Error Counter Register */
__I uint32_t MCAN_PSR; /**< (MCAN Offset: 0x44) Protocol Status Register */
__I uint32_t Reserved3[2];
__IO uint32_t MCAN_IR; /**< (MCAN Offset: 0x50) Interrupt Register */
__IO uint32_t MCAN_IE; /**< (MCAN Offset: 0x54) Interrupt Enable Register */
__IO uint32_t MCAN_ILS; /**< (MCAN Offset: 0x58) Interrupt Line Select Register */
__IO uint32_t MCAN_ILE; /**< (MCAN Offset: 0x5C) Interrupt Line Enable Register */
__I uint32_t Reserved4[8];
__IO uint32_t MCAN_GFC; /**< (MCAN Offset: 0x80) Global Filter Configuration Register */
__IO uint32_t MCAN_SIDFC; /**< (MCAN Offset: 0x84) Standard ID Filter Configuration Register */
__IO uint32_t MCAN_XIDFC; /**< (MCAN Offset: 0x88) Extended ID Filter Configuration Register */
__I uint32_t Reserved5[1];
__IO uint32_t MCAN_XIDAM; /**< (MCAN Offset: 0x90) Extended ID AND Mask Register */
__I uint32_t MCAN_HPMS; /**< (MCAN Offset: 0x94) High Priority Message Status Register */
__IO uint32_t MCAN_NDAT1; /**< (MCAN Offset: 0x98) New Data 1 Register */
__IO uint32_t MCAN_NDAT2; /**< (MCAN Offset: 0x9C) New Data 2 Register */
__IO uint32_t MCAN_RXF0C; /**< (MCAN Offset: 0xA0) Receive FIFO 0 Configuration Register */
__I uint32_t MCAN_RXF0S; /**< (MCAN Offset: 0xA4) Receive FIFO 0 Status Register */
__IO uint32_t MCAN_RXF0A; /**< (MCAN Offset: 0xA8) Receive FIFO 0 Acknowledge Register */
__IO uint32_t MCAN_RXBC; /**< (MCAN Offset: 0xAC) Receive Rx Buffer Configuration Register */
__IO uint32_t MCAN_RXF1C; /**< (MCAN Offset: 0xB0) Receive FIFO 1 Configuration Register */
__I uint32_t MCAN_RXF1S; /**< (MCAN Offset: 0xB4) Receive FIFO 1 Status Register */
__IO uint32_t MCAN_RXF1A; /**< (MCAN Offset: 0xB8) Receive FIFO 1 Acknowledge Register */
__IO uint32_t MCAN_RXESC; /**< (MCAN Offset: 0xBC) Receive Buffer / FIFO Element Size Configuration Register */
__IO uint32_t MCAN_TXBC; /**< (MCAN Offset: 0xC0) Transmit Buffer Configuration Register */
__I uint32_t MCAN_TXFQS; /**< (MCAN Offset: 0xC4) Transmit FIFO/Queue Status Register */
__IO uint32_t MCAN_TXESC; /**< (MCAN Offset: 0xC8) Transmit Buffer Element Size Configuration Register */
__I uint32_t MCAN_TXBRP; /**< (MCAN Offset: 0xCC) Transmit Buffer Request Pending Register */
__IO uint32_t MCAN_TXBAR; /**< (MCAN Offset: 0xD0) Transmit Buffer Add Request Register */
__IO uint32_t MCAN_TXBCR; /**< (MCAN Offset: 0xD4) Transmit Buffer Cancellation Request Register */
__I uint32_t MCAN_TXBTO; /**< (MCAN Offset: 0xD8) Transmit Buffer Transmission Occurred Register */
__I uint32_t MCAN_TXBCF; /**< (MCAN Offset: 0xDC) Transmit Buffer Cancellation Finished Register */
__IO uint32_t MCAN_TXBTIE; /**< (MCAN Offset: 0xE0) Transmit Buffer Transmission Interrupt Enable Register */
__IO uint32_t MCAN_TXBCIE; /**< (MCAN Offset: 0xE4) Transmit Buffer Cancellation Finished Interrupt Enable Register */
__I uint32_t Reserved6[2];
__IO uint32_t MCAN_TXEFC; /**< (MCAN Offset: 0xF0) Transmit Event FIFO Configuration Register */
__I uint32_t MCAN_TXEFS; /**< (MCAN Offset: 0xF4) Transmit Event FIFO Status Register */
__IO uint32_t MCAN_TXEFA; /**< (MCAN Offset: 0xF8) Transmit Event FIFO Acknowledge Register */
} Mcan;
#elif COMPONENT_TYPEDEF_STYLE == 'N'
/** \brief MCAN hardware registers */
typedef struct {
RoReg8 Reserved1[0x8];
__IO MCAN_CUST_Type MCAN_CUST; /**< Offset: 0x08 (R/W 32) Customer Register */
__IO MCAN_FBTP_Type MCAN_FBTP; /**< Offset: 0x0C (R/W 32) Fast Bit Timing and Prescaler Register */
__IO MCAN_TEST_Type MCAN_TEST; /**< Offset: 0x10 (R/W 32) Test Register */
__IO MCAN_RWD_Type MCAN_RWD; /**< Offset: 0x14 (R/W 32) RAM Watchdog Register */
__IO MCAN_CCCR_Type MCAN_CCCR; /**< Offset: 0x18 (R/W 32) CC Control Register */
__IO MCAN_BTP_Type MCAN_BTP; /**< Offset: 0x1C (R/W 32) Bit Timing and Prescaler Register */
__IO MCAN_TSCC_Type MCAN_TSCC; /**< Offset: 0x20 (R/W 32) Timestamp Counter Configuration Register */
__IO MCAN_TSCV_Type MCAN_TSCV; /**< Offset: 0x24 (R/W 32) Timestamp Counter Value Register */
__IO MCAN_TOCC_Type MCAN_TOCC; /**< Offset: 0x28 (R/W 32) Timeout Counter Configuration Register */
__IO MCAN_TOCV_Type MCAN_TOCV; /**< Offset: 0x2C (R/W 32) Timeout Counter Value Register */
RoReg8 Reserved2[0x10];
__I MCAN_ECR_Type MCAN_ECR; /**< Offset: 0x40 (R/ 32) Error Counter Register */
__I MCAN_PSR_Type MCAN_PSR; /**< Offset: 0x44 (R/ 32) Protocol Status Register */
RoReg8 Reserved3[0x8];
__IO MCAN_IR_Type MCAN_IR; /**< Offset: 0x50 (R/W 32) Interrupt Register */
__IO MCAN_IE_Type MCAN_IE; /**< Offset: 0x54 (R/W 32) Interrupt Enable Register */
__IO MCAN_ILS_Type MCAN_ILS; /**< Offset: 0x58 (R/W 32) Interrupt Line Select Register */
__IO MCAN_ILE_Type MCAN_ILE; /**< Offset: 0x5C (R/W 32) Interrupt Line Enable Register */
RoReg8 Reserved4[0x20];
__IO MCAN_GFC_Type MCAN_GFC; /**< Offset: 0x80 (R/W 32) Global Filter Configuration Register */
__IO MCAN_SIDFC_Type MCAN_SIDFC; /**< Offset: 0x84 (R/W 32) Standard ID Filter Configuration Register */
__IO MCAN_XIDFC_Type MCAN_XIDFC; /**< Offset: 0x88 (R/W 32) Extended ID Filter Configuration Register */
RoReg8 Reserved5[0x4];
__IO MCAN_XIDAM_Type MCAN_XIDAM; /**< Offset: 0x90 (R/W 32) Extended ID AND Mask Register */
__I MCAN_HPMS_Type MCAN_HPMS; /**< Offset: 0x94 (R/ 32) High Priority Message Status Register */
__IO MCAN_NDAT1_Type MCAN_NDAT1; /**< Offset: 0x98 (R/W 32) New Data 1 Register */
__IO MCAN_NDAT2_Type MCAN_NDAT2; /**< Offset: 0x9C (R/W 32) New Data 2 Register */
__IO MCAN_RXF0C_Type MCAN_RXF0C; /**< Offset: 0xA0 (R/W 32) Receive FIFO 0 Configuration Register */
__I MCAN_RXF0S_Type MCAN_RXF0S; /**< Offset: 0xA4 (R/ 32) Receive FIFO 0 Status Register */
__IO MCAN_RXF0A_Type MCAN_RXF0A; /**< Offset: 0xA8 (R/W 32) Receive FIFO 0 Acknowledge Register */
__IO MCAN_RXBC_Type MCAN_RXBC; /**< Offset: 0xAC (R/W 32) Receive Rx Buffer Configuration Register */
__IO MCAN_RXF1C_Type MCAN_RXF1C; /**< Offset: 0xB0 (R/W 32) Receive FIFO 1 Configuration Register */
__I MCAN_RXF1S_Type MCAN_RXF1S; /**< Offset: 0xB4 (R/ 32) Receive FIFO 1 Status Register */
__IO MCAN_RXF1A_Type MCAN_RXF1A; /**< Offset: 0xB8 (R/W 32) Receive FIFO 1 Acknowledge Register */
__IO MCAN_RXESC_Type MCAN_RXESC; /**< Offset: 0xBC (R/W 32) Receive Buffer / FIFO Element Size Configuration Register */
__IO MCAN_TXBC_Type MCAN_TXBC; /**< Offset: 0xC0 (R/W 32) Transmit Buffer Configuration Register */
__I MCAN_TXFQS_Type MCAN_TXFQS; /**< Offset: 0xC4 (R/ 32) Transmit FIFO/Queue Status Register */
__IO MCAN_TXESC_Type MCAN_TXESC; /**< Offset: 0xC8 (R/W 32) Transmit Buffer Element Size Configuration Register */
__I MCAN_TXBRP_Type MCAN_TXBRP; /**< Offset: 0xCC (R/ 32) Transmit Buffer Request Pending Register */
__IO MCAN_TXBAR_Type MCAN_TXBAR; /**< Offset: 0xD0 (R/W 32) Transmit Buffer Add Request Register */
__IO MCAN_TXBCR_Type MCAN_TXBCR; /**< Offset: 0xD4 (R/W 32) Transmit Buffer Cancellation Request Register */
__I MCAN_TXBTO_Type MCAN_TXBTO; /**< Offset: 0xD8 (R/ 32) Transmit Buffer Transmission Occurred Register */
__I MCAN_TXBCF_Type MCAN_TXBCF; /**< Offset: 0xDC (R/ 32) Transmit Buffer Cancellation Finished Register */
__IO MCAN_TXBTIE_Type MCAN_TXBTIE; /**< Offset: 0xE0 (R/W 32) Transmit Buffer Transmission Interrupt Enable Register */
__IO MCAN_TXBCIE_Type MCAN_TXBCIE; /**< Offset: 0xE4 (R/W 32) Transmit Buffer Cancellation Finished Interrupt Enable Register */
RoReg8 Reserved6[0x8];
__IO MCAN_TXEFC_Type MCAN_TXEFC; /**< Offset: 0xF0 (R/W 32) Transmit Event FIFO Configuration Register */
__I MCAN_TXEFS_Type MCAN_TXEFS; /**< Offset: 0xF4 (R/ 32) Transmit Event FIFO Status Register */
__IO MCAN_TXEFA_Type MCAN_TXEFA; /**< Offset: 0xF8 (R/W 32) Transmit Event FIFO Acknowledge Register */
} Mcan;
#else /* COMPONENT_TYPEDEF_STYLE */
#error Unknown component typedef style
#endif /* COMPONENT_TYPEDEF_STYLE */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/** @} end of Controller Area Network */
#endif /* _SAME70_MCAN_COMPONENT_H_ */
|