Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 | /**
* \file
*
* \brief Component description for USART
*
* Copyright (c) 2016 Atmel Corporation, a wholly owned subsidiary of Microchip Technology Inc.
*
* \license_start
*
* \page License
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*
* \license_stop
*
*/
#ifndef _SAME70_USART_COMPONENT_H_
#define _SAME70_USART_COMPONENT_H_
#define _SAME70_USART_COMPONENT_ /**< \deprecated Backward compatibility for ASF */
/** \addtogroup SAME70_USART Universal Synchronous Asynchronous Receiver Transmitter
* @{
*/
/* ========================================================================== */
/** SOFTWARE API DEFINITION FOR USART */
/* ========================================================================== */
#ifndef COMPONENT_TYPEDEF_STYLE
#define COMPONENT_TYPEDEF_STYLE 'R' /**< Defines default style of typedefs for the component header files ('R' = RFO, 'N' = NTO)*/
#endif
#define USART_6089 /**< (USART) Module ID */
#define REV_USART ZQ /**< (USART) Module revision */
/* -------- US_CR : (USART Offset: 0x00) (/W 32) Control Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t :2; /**< bit: 0..1 Reserved */
uint32_t RSTRX:1; /**< bit: 2 Reset Receiver */
uint32_t RSTTX:1; /**< bit: 3 Reset Transmitter */
uint32_t RXEN:1; /**< bit: 4 Receiver Enable */
uint32_t RXDIS:1; /**< bit: 5 Receiver Disable */
uint32_t TXEN:1; /**< bit: 6 Transmitter Enable */
uint32_t TXDIS:1; /**< bit: 7 Transmitter Disable */
uint32_t RSTSTA:1; /**< bit: 8 Reset Status Bits */
uint32_t STTBRK:1; /**< bit: 9 Start Break */
uint32_t STPBRK:1; /**< bit: 10 Stop Break */
uint32_t STTTO:1; /**< bit: 11 Clear TIMEOUT Flag and Start Time-out After Next Character Received */
uint32_t SENDA:1; /**< bit: 12 Send Address */
uint32_t RSTIT:1; /**< bit: 13 Reset Iterations */
uint32_t RSTNACK:1; /**< bit: 14 Reset Non Acknowledge */
uint32_t RETTO:1; /**< bit: 15 Start Time-out Immediately */
uint32_t DTREN:1; /**< bit: 16 Data Terminal Ready Enable */
uint32_t DTRDIS:1; /**< bit: 17 Data Terminal Ready Disable */
uint32_t RTSEN:1; /**< bit: 18 Request to Send Pin Control */
uint32_t RTSDIS:1; /**< bit: 19 Request to Send Pin Control */
uint32_t LINABT:1; /**< bit: 20 Abort LIN Transmission */
uint32_t LINWKUP:1; /**< bit: 21 Send LIN Wakeup Signal */
uint32_t :10; /**< bit: 22..31 Reserved */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} US_CR_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define US_CR_OFFSET (0x00) /**< (US_CR) Control Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define US_CR_RSTRX_Pos 2 /**< (US_CR) Reset Receiver Position */
#define US_CR_RSTRX_Msk (0x1U << US_CR_RSTRX_Pos) /**< (US_CR) Reset Receiver Mask */
#define US_CR_RSTRX US_CR_RSTRX_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_CR_RSTRX_Msk instead */
#define US_CR_RSTTX_Pos 3 /**< (US_CR) Reset Transmitter Position */
#define US_CR_RSTTX_Msk (0x1U << US_CR_RSTTX_Pos) /**< (US_CR) Reset Transmitter Mask */
#define US_CR_RSTTX US_CR_RSTTX_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_CR_RSTTX_Msk instead */
#define US_CR_RXEN_Pos 4 /**< (US_CR) Receiver Enable Position */
#define US_CR_RXEN_Msk (0x1U << US_CR_RXEN_Pos) /**< (US_CR) Receiver Enable Mask */
#define US_CR_RXEN US_CR_RXEN_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_CR_RXEN_Msk instead */
#define US_CR_RXDIS_Pos 5 /**< (US_CR) Receiver Disable Position */
#define US_CR_RXDIS_Msk (0x1U << US_CR_RXDIS_Pos) /**< (US_CR) Receiver Disable Mask */
#define US_CR_RXDIS US_CR_RXDIS_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_CR_RXDIS_Msk instead */
#define US_CR_TXEN_Pos 6 /**< (US_CR) Transmitter Enable Position */
#define US_CR_TXEN_Msk (0x1U << US_CR_TXEN_Pos) /**< (US_CR) Transmitter Enable Mask */
#define US_CR_TXEN US_CR_TXEN_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_CR_TXEN_Msk instead */
#define US_CR_TXDIS_Pos 7 /**< (US_CR) Transmitter Disable Position */
#define US_CR_TXDIS_Msk (0x1U << US_CR_TXDIS_Pos) /**< (US_CR) Transmitter Disable Mask */
#define US_CR_TXDIS US_CR_TXDIS_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_CR_TXDIS_Msk instead */
#define US_CR_RSTSTA_Pos 8 /**< (US_CR) Reset Status Bits Position */
#define US_CR_RSTSTA_Msk (0x1U << US_CR_RSTSTA_Pos) /**< (US_CR) Reset Status Bits Mask */
#define US_CR_RSTSTA US_CR_RSTSTA_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_CR_RSTSTA_Msk instead */
#define US_CR_STTBRK_Pos 9 /**< (US_CR) Start Break Position */
#define US_CR_STTBRK_Msk (0x1U << US_CR_STTBRK_Pos) /**< (US_CR) Start Break Mask */
#define US_CR_STTBRK US_CR_STTBRK_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_CR_STTBRK_Msk instead */
#define US_CR_STPBRK_Pos 10 /**< (US_CR) Stop Break Position */
#define US_CR_STPBRK_Msk (0x1U << US_CR_STPBRK_Pos) /**< (US_CR) Stop Break Mask */
#define US_CR_STPBRK US_CR_STPBRK_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_CR_STPBRK_Msk instead */
#define US_CR_STTTO_Pos 11 /**< (US_CR) Clear TIMEOUT Flag and Start Time-out After Next Character Received Position */
#define US_CR_STTTO_Msk (0x1U << US_CR_STTTO_Pos) /**< (US_CR) Clear TIMEOUT Flag and Start Time-out After Next Character Received Mask */
#define US_CR_STTTO US_CR_STTTO_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_CR_STTTO_Msk instead */
#define US_CR_SENDA_Pos 12 /**< (US_CR) Send Address Position */
#define US_CR_SENDA_Msk (0x1U << US_CR_SENDA_Pos) /**< (US_CR) Send Address Mask */
#define US_CR_SENDA US_CR_SENDA_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_CR_SENDA_Msk instead */
#define US_CR_RSTIT_Pos 13 /**< (US_CR) Reset Iterations Position */
#define US_CR_RSTIT_Msk (0x1U << US_CR_RSTIT_Pos) /**< (US_CR) Reset Iterations Mask */
#define US_CR_RSTIT US_CR_RSTIT_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_CR_RSTIT_Msk instead */
#define US_CR_RSTNACK_Pos 14 /**< (US_CR) Reset Non Acknowledge Position */
#define US_CR_RSTNACK_Msk (0x1U << US_CR_RSTNACK_Pos) /**< (US_CR) Reset Non Acknowledge Mask */
#define US_CR_RSTNACK US_CR_RSTNACK_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_CR_RSTNACK_Msk instead */
#define US_CR_RETTO_Pos 15 /**< (US_CR) Start Time-out Immediately Position */
#define US_CR_RETTO_Msk (0x1U << US_CR_RETTO_Pos) /**< (US_CR) Start Time-out Immediately Mask */
#define US_CR_RETTO US_CR_RETTO_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_CR_RETTO_Msk instead */
#define US_CR_DTREN_Pos 16 /**< (US_CR) Data Terminal Ready Enable Position */
#define US_CR_DTREN_Msk (0x1U << US_CR_DTREN_Pos) /**< (US_CR) Data Terminal Ready Enable Mask */
#define US_CR_DTREN US_CR_DTREN_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_CR_DTREN_Msk instead */
#define US_CR_DTRDIS_Pos 17 /**< (US_CR) Data Terminal Ready Disable Position */
#define US_CR_DTRDIS_Msk (0x1U << US_CR_DTRDIS_Pos) /**< (US_CR) Data Terminal Ready Disable Mask */
#define US_CR_DTRDIS US_CR_DTRDIS_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_CR_DTRDIS_Msk instead */
#define US_CR_RTSEN_Pos 18 /**< (US_CR) Request to Send Pin Control Position */
#define US_CR_RTSEN_Msk (0x1U << US_CR_RTSEN_Pos) /**< (US_CR) Request to Send Pin Control Mask */
#define US_CR_RTSEN US_CR_RTSEN_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_CR_RTSEN_Msk instead */
#define US_CR_RTSDIS_Pos 19 /**< (US_CR) Request to Send Pin Control Position */
#define US_CR_RTSDIS_Msk (0x1U << US_CR_RTSDIS_Pos) /**< (US_CR) Request to Send Pin Control Mask */
#define US_CR_RTSDIS US_CR_RTSDIS_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_CR_RTSDIS_Msk instead */
#define US_CR_LINABT_Pos 20 /**< (US_CR) Abort LIN Transmission Position */
#define US_CR_LINABT_Msk (0x1U << US_CR_LINABT_Pos) /**< (US_CR) Abort LIN Transmission Mask */
#define US_CR_LINABT US_CR_LINABT_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_CR_LINABT_Msk instead */
#define US_CR_LINWKUP_Pos 21 /**< (US_CR) Send LIN Wakeup Signal Position */
#define US_CR_LINWKUP_Msk (0x1U << US_CR_LINWKUP_Pos) /**< (US_CR) Send LIN Wakeup Signal Mask */
#define US_CR_LINWKUP US_CR_LINWKUP_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_CR_LINWKUP_Msk instead */
#define US_CR_MASK (0x3FFFFCU) /**< \deprecated (US_CR) Register MASK (Use US_CR_Msk instead) */
#define US_CR_Msk (0x3FFFFCU) /**< (US_CR) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- US_MR : (USART Offset: 0x04) (R/W 32) Mode Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t USART_MODE:4; /**< bit: 0..3 USART Mode of Operation */
uint32_t USCLKS:2; /**< bit: 4..5 Clock Selection */
uint32_t CHRL:2; /**< bit: 6..7 Character Length */
uint32_t SYNC:1; /**< bit: 8 Synchronous Mode Select */
uint32_t PAR:3; /**< bit: 9..11 Parity Type */
uint32_t NBSTOP:2; /**< bit: 12..13 Number of Stop Bits */
uint32_t CHMODE:2; /**< bit: 14..15 Channel Mode */
uint32_t MSBF:1; /**< bit: 16 Bit Order */
uint32_t MODE9:1; /**< bit: 17 9-bit Character Length */
uint32_t CLKO:1; /**< bit: 18 Clock Output Select */
uint32_t OVER:1; /**< bit: 19 Oversampling Mode */
uint32_t INACK:1; /**< bit: 20 Inhibit Non Acknowledge */
uint32_t DSNACK:1; /**< bit: 21 Disable Successive NACK */
uint32_t VAR_SYNC:1; /**< bit: 22 Variable Synchronization of Command/Data Sync Start Frame Delimiter */
uint32_t INVDATA:1; /**< bit: 23 Inverted Data */
uint32_t MAX_ITERATION:3; /**< bit: 24..26 Maximum Number of Automatic Iteration */
uint32_t :1; /**< bit: 27 Reserved */
uint32_t FILTER:1; /**< bit: 28 Receive Line Filter */
uint32_t MAN:1; /**< bit: 29 Manchester Encoder/Decoder Enable */
uint32_t MODSYNC:1; /**< bit: 30 Manchester Synchronization Mode */
uint32_t ONEBIT:1; /**< bit: 31 Start Frame Delimiter Selector */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} US_MR_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define US_MR_OFFSET (0x04) /**< (US_MR) Mode Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define US_MR_USART_MODE_Pos 0 /**< (US_MR) USART Mode of Operation Position */
#define US_MR_USART_MODE_Msk (0xFU << US_MR_USART_MODE_Pos) /**< (US_MR) USART Mode of Operation Mask */
#define US_MR_USART_MODE(value) (US_MR_USART_MODE_Msk & ((value) << US_MR_USART_MODE_Pos))
#define US_MR_USART_MODE_NORMAL_Val (0x0U) /**< (US_MR) Normal mode */
#define US_MR_USART_MODE_RS485_Val (0x1U) /**< (US_MR) RS485 */
#define US_MR_USART_MODE_HW_HANDSHAKING_Val (0x2U) /**< (US_MR) Hardware Handshaking */
#define US_MR_USART_MODE_MODEM_Val (0x3U) /**< (US_MR) Modem */
#define US_MR_USART_MODE_IS07816_T_0_Val (0x4U) /**< (US_MR) IS07816 Protocol: T = 0 */
#define US_MR_USART_MODE_IS07816_T_1_Val (0x6U) /**< (US_MR) IS07816 Protocol: T = 1 */
#define US_MR_USART_MODE_IRDA_Val (0x8U) /**< (US_MR) IrDA */
#define US_MR_USART_MODE_LON_Val (0x9U) /**< (US_MR) LON */
#define US_MR_USART_MODE_SPI_MASTER_Val (0xEU) /**< (US_MR) SPI master */
#define US_MR_USART_MODE_SPI_SLAVE_Val (0xFU) /**< (US_MR) SPI Slave */
#define US_MR_USART_MODE_NORMAL (US_MR_USART_MODE_NORMAL_Val << US_MR_USART_MODE_Pos) /**< (US_MR) Normal mode Position */
#define US_MR_USART_MODE_RS485 (US_MR_USART_MODE_RS485_Val << US_MR_USART_MODE_Pos) /**< (US_MR) RS485 Position */
#define US_MR_USART_MODE_HW_HANDSHAKING (US_MR_USART_MODE_HW_HANDSHAKING_Val << US_MR_USART_MODE_Pos) /**< (US_MR) Hardware Handshaking Position */
#define US_MR_USART_MODE_MODEM (US_MR_USART_MODE_MODEM_Val << US_MR_USART_MODE_Pos) /**< (US_MR) Modem Position */
#define US_MR_USART_MODE_IS07816_T_0 (US_MR_USART_MODE_IS07816_T_0_Val << US_MR_USART_MODE_Pos) /**< (US_MR) IS07816 Protocol: T = 0 Position */
#define US_MR_USART_MODE_IS07816_T_1 (US_MR_USART_MODE_IS07816_T_1_Val << US_MR_USART_MODE_Pos) /**< (US_MR) IS07816 Protocol: T = 1 Position */
#define US_MR_USART_MODE_IRDA (US_MR_USART_MODE_IRDA_Val << US_MR_USART_MODE_Pos) /**< (US_MR) IrDA Position */
#define US_MR_USART_MODE_LON (US_MR_USART_MODE_LON_Val << US_MR_USART_MODE_Pos) /**< (US_MR) LON Position */
#define US_MR_USART_MODE_SPI_MASTER (US_MR_USART_MODE_SPI_MASTER_Val << US_MR_USART_MODE_Pos) /**< (US_MR) SPI master Position */
#define US_MR_USART_MODE_SPI_SLAVE (US_MR_USART_MODE_SPI_SLAVE_Val << US_MR_USART_MODE_Pos) /**< (US_MR) SPI Slave Position */
#define US_MR_USCLKS_Pos 4 /**< (US_MR) Clock Selection Position */
#define US_MR_USCLKS_Msk (0x3U << US_MR_USCLKS_Pos) /**< (US_MR) Clock Selection Mask */
#define US_MR_USCLKS(value) (US_MR_USCLKS_Msk & ((value) << US_MR_USCLKS_Pos))
#define US_MR_USCLKS_MCK_Val (0x0U) /**< (US_MR) Peripheral clock is selected */
#define US_MR_USCLKS_DIV_Val (0x1U) /**< (US_MR) Peripheral clock divided (DIV=DIV=8) is selected */
#define US_MR_USCLKS_PCK_Val (0x2U) /**< (US_MR) PMC programmable clock (PCK) is selected. If the SCK pin is driven (CLKO = 1), the CD field must be greater than 1. */
#define US_MR_USCLKS_SCK_Val (0x3U) /**< (US_MR) Serial clock (SCK) is selected */
#define US_MR_USCLKS_MCK (US_MR_USCLKS_MCK_Val << US_MR_USCLKS_Pos) /**< (US_MR) Peripheral clock is selected Position */
#define US_MR_USCLKS_DIV (US_MR_USCLKS_DIV_Val << US_MR_USCLKS_Pos) /**< (US_MR) Peripheral clock divided (DIV=DIV=8) is selected Position */
#define US_MR_USCLKS_PCK (US_MR_USCLKS_PCK_Val << US_MR_USCLKS_Pos) /**< (US_MR) PMC programmable clock (PCK) is selected. If the SCK pin is driven (CLKO = 1), the CD field must be greater than 1. Position */
#define US_MR_USCLKS_SCK (US_MR_USCLKS_SCK_Val << US_MR_USCLKS_Pos) /**< (US_MR) Serial clock (SCK) is selected Position */
#define US_MR_CHRL_Pos 6 /**< (US_MR) Character Length Position */
#define US_MR_CHRL_Msk (0x3U << US_MR_CHRL_Pos) /**< (US_MR) Character Length Mask */
#define US_MR_CHRL(value) (US_MR_CHRL_Msk & ((value) << US_MR_CHRL_Pos))
#define US_MR_CHRL_5_BIT_Val (0x0U) /**< (US_MR) Character length is 5 bits */
#define US_MR_CHRL_6_BIT_Val (0x1U) /**< (US_MR) Character length is 6 bits */
#define US_MR_CHRL_7_BIT_Val (0x2U) /**< (US_MR) Character length is 7 bits */
#define US_MR_CHRL_8_BIT_Val (0x3U) /**< (US_MR) Character length is 8 bits */
#define US_MR_CHRL_5_BIT (US_MR_CHRL_5_BIT_Val << US_MR_CHRL_Pos) /**< (US_MR) Character length is 5 bits Position */
#define US_MR_CHRL_6_BIT (US_MR_CHRL_6_BIT_Val << US_MR_CHRL_Pos) /**< (US_MR) Character length is 6 bits Position */
#define US_MR_CHRL_7_BIT (US_MR_CHRL_7_BIT_Val << US_MR_CHRL_Pos) /**< (US_MR) Character length is 7 bits Position */
#define US_MR_CHRL_8_BIT (US_MR_CHRL_8_BIT_Val << US_MR_CHRL_Pos) /**< (US_MR) Character length is 8 bits Position */
#define US_MR_SYNC_Pos 8 /**< (US_MR) Synchronous Mode Select Position */
#define US_MR_SYNC_Msk (0x1U << US_MR_SYNC_Pos) /**< (US_MR) Synchronous Mode Select Mask */
#define US_MR_SYNC US_MR_SYNC_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_MR_SYNC_Msk instead */
#define US_MR_PAR_Pos 9 /**< (US_MR) Parity Type Position */
#define US_MR_PAR_Msk (0x7U << US_MR_PAR_Pos) /**< (US_MR) Parity Type Mask */
#define US_MR_PAR(value) (US_MR_PAR_Msk & ((value) << US_MR_PAR_Pos))
#define US_MR_PAR_EVEN_Val (0x0U) /**< (US_MR) Even parity */
#define US_MR_PAR_ODD_Val (0x1U) /**< (US_MR) Odd parity */
#define US_MR_PAR_SPACE_Val (0x2U) /**< (US_MR) Parity forced to 0 (Space) */
#define US_MR_PAR_MARK_Val (0x3U) /**< (US_MR) Parity forced to 1 (Mark) */
#define US_MR_PAR_NO_Val (0x4U) /**< (US_MR) No parity */
#define US_MR_PAR_MULTIDROP_Val (0x6U) /**< (US_MR) Multidrop mode */
#define US_MR_PAR_EVEN (US_MR_PAR_EVEN_Val << US_MR_PAR_Pos) /**< (US_MR) Even parity Position */
#define US_MR_PAR_ODD (US_MR_PAR_ODD_Val << US_MR_PAR_Pos) /**< (US_MR) Odd parity Position */
#define US_MR_PAR_SPACE (US_MR_PAR_SPACE_Val << US_MR_PAR_Pos) /**< (US_MR) Parity forced to 0 (Space) Position */
#define US_MR_PAR_MARK (US_MR_PAR_MARK_Val << US_MR_PAR_Pos) /**< (US_MR) Parity forced to 1 (Mark) Position */
#define US_MR_PAR_NO (US_MR_PAR_NO_Val << US_MR_PAR_Pos) /**< (US_MR) No parity Position */
#define US_MR_PAR_MULTIDROP (US_MR_PAR_MULTIDROP_Val << US_MR_PAR_Pos) /**< (US_MR) Multidrop mode Position */
#define US_MR_NBSTOP_Pos 12 /**< (US_MR) Number of Stop Bits Position */
#define US_MR_NBSTOP_Msk (0x3U << US_MR_NBSTOP_Pos) /**< (US_MR) Number of Stop Bits Mask */
#define US_MR_NBSTOP(value) (US_MR_NBSTOP_Msk & ((value) << US_MR_NBSTOP_Pos))
#define US_MR_NBSTOP_1_BIT_Val (0x0U) /**< (US_MR) 1 stop bit */
#define US_MR_NBSTOP_1_5_BIT_Val (0x1U) /**< (US_MR) 1.5 stop bit (SYNC = 0) or reserved (SYNC = 1) */
#define US_MR_NBSTOP_2_BIT_Val (0x2U) /**< (US_MR) 2 stop bits */
#define US_MR_NBSTOP_1_BIT (US_MR_NBSTOP_1_BIT_Val << US_MR_NBSTOP_Pos) /**< (US_MR) 1 stop bit Position */
#define US_MR_NBSTOP_1_5_BIT (US_MR_NBSTOP_1_5_BIT_Val << US_MR_NBSTOP_Pos) /**< (US_MR) 1.5 stop bit (SYNC = 0) or reserved (SYNC = 1) Position */
#define US_MR_NBSTOP_2_BIT (US_MR_NBSTOP_2_BIT_Val << US_MR_NBSTOP_Pos) /**< (US_MR) 2 stop bits Position */
#define US_MR_CHMODE_Pos 14 /**< (US_MR) Channel Mode Position */
#define US_MR_CHMODE_Msk (0x3U << US_MR_CHMODE_Pos) /**< (US_MR) Channel Mode Mask */
#define US_MR_CHMODE(value) (US_MR_CHMODE_Msk & ((value) << US_MR_CHMODE_Pos))
#define US_MR_CHMODE_NORMAL_Val (0x0U) /**< (US_MR) Normal mode */
#define US_MR_CHMODE_AUTOMATIC_Val (0x1U) /**< (US_MR) Automatic Echo. Receiver input is connected to the TXD pin. */
#define US_MR_CHMODE_LOCAL_LOOPBACK_Val (0x2U) /**< (US_MR) Local Loopback. Transmitter output is connected to the Receiver Input. */
#define US_MR_CHMODE_REMOTE_LOOPBACK_Val (0x3U) /**< (US_MR) Remote Loopback. RXD pin is internally connected to the TXD pin. */
#define US_MR_CHMODE_NORMAL (US_MR_CHMODE_NORMAL_Val << US_MR_CHMODE_Pos) /**< (US_MR) Normal mode Position */
#define US_MR_CHMODE_AUTOMATIC (US_MR_CHMODE_AUTOMATIC_Val << US_MR_CHMODE_Pos) /**< (US_MR) Automatic Echo. Receiver input is connected to the TXD pin. Position */
#define US_MR_CHMODE_LOCAL_LOOPBACK (US_MR_CHMODE_LOCAL_LOOPBACK_Val << US_MR_CHMODE_Pos) /**< (US_MR) Local Loopback. Transmitter output is connected to the Receiver Input. Position */
#define US_MR_CHMODE_REMOTE_LOOPBACK (US_MR_CHMODE_REMOTE_LOOPBACK_Val << US_MR_CHMODE_Pos) /**< (US_MR) Remote Loopback. RXD pin is internally connected to the TXD pin. Position */
#define US_MR_MSBF_Pos 16 /**< (US_MR) Bit Order Position */
#define US_MR_MSBF_Msk (0x1U << US_MR_MSBF_Pos) /**< (US_MR) Bit Order Mask */
#define US_MR_MSBF US_MR_MSBF_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_MR_MSBF_Msk instead */
#define US_MR_MODE9_Pos 17 /**< (US_MR) 9-bit Character Length Position */
#define US_MR_MODE9_Msk (0x1U << US_MR_MODE9_Pos) /**< (US_MR) 9-bit Character Length Mask */
#define US_MR_MODE9 US_MR_MODE9_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_MR_MODE9_Msk instead */
#define US_MR_CLKO_Pos 18 /**< (US_MR) Clock Output Select Position */
#define US_MR_CLKO_Msk (0x1U << US_MR_CLKO_Pos) /**< (US_MR) Clock Output Select Mask */
#define US_MR_CLKO US_MR_CLKO_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_MR_CLKO_Msk instead */
#define US_MR_OVER_Pos 19 /**< (US_MR) Oversampling Mode Position */
#define US_MR_OVER_Msk (0x1U << US_MR_OVER_Pos) /**< (US_MR) Oversampling Mode Mask */
#define US_MR_OVER US_MR_OVER_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_MR_OVER_Msk instead */
#define US_MR_INACK_Pos 20 /**< (US_MR) Inhibit Non Acknowledge Position */
#define US_MR_INACK_Msk (0x1U << US_MR_INACK_Pos) /**< (US_MR) Inhibit Non Acknowledge Mask */
#define US_MR_INACK US_MR_INACK_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_MR_INACK_Msk instead */
#define US_MR_DSNACK_Pos 21 /**< (US_MR) Disable Successive NACK Position */
#define US_MR_DSNACK_Msk (0x1U << US_MR_DSNACK_Pos) /**< (US_MR) Disable Successive NACK Mask */
#define US_MR_DSNACK US_MR_DSNACK_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_MR_DSNACK_Msk instead */
#define US_MR_VAR_SYNC_Pos 22 /**< (US_MR) Variable Synchronization of Command/Data Sync Start Frame Delimiter Position */
#define US_MR_VAR_SYNC_Msk (0x1U << US_MR_VAR_SYNC_Pos) /**< (US_MR) Variable Synchronization of Command/Data Sync Start Frame Delimiter Mask */
#define US_MR_VAR_SYNC US_MR_VAR_SYNC_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_MR_VAR_SYNC_Msk instead */
#define US_MR_INVDATA_Pos 23 /**< (US_MR) Inverted Data Position */
#define US_MR_INVDATA_Msk (0x1U << US_MR_INVDATA_Pos) /**< (US_MR) Inverted Data Mask */
#define US_MR_INVDATA US_MR_INVDATA_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_MR_INVDATA_Msk instead */
#define US_MR_MAX_ITERATION_Pos 24 /**< (US_MR) Maximum Number of Automatic Iteration Position */
#define US_MR_MAX_ITERATION_Msk (0x7U << US_MR_MAX_ITERATION_Pos) /**< (US_MR) Maximum Number of Automatic Iteration Mask */
#define US_MR_MAX_ITERATION(value) (US_MR_MAX_ITERATION_Msk & ((value) << US_MR_MAX_ITERATION_Pos))
#define US_MR_FILTER_Pos 28 /**< (US_MR) Receive Line Filter Position */
#define US_MR_FILTER_Msk (0x1U << US_MR_FILTER_Pos) /**< (US_MR) Receive Line Filter Mask */
#define US_MR_FILTER US_MR_FILTER_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_MR_FILTER_Msk instead */
#define US_MR_MAN_Pos 29 /**< (US_MR) Manchester Encoder/Decoder Enable Position */
#define US_MR_MAN_Msk (0x1U << US_MR_MAN_Pos) /**< (US_MR) Manchester Encoder/Decoder Enable Mask */
#define US_MR_MAN US_MR_MAN_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_MR_MAN_Msk instead */
#define US_MR_MODSYNC_Pos 30 /**< (US_MR) Manchester Synchronization Mode Position */
#define US_MR_MODSYNC_Msk (0x1U << US_MR_MODSYNC_Pos) /**< (US_MR) Manchester Synchronization Mode Mask */
#define US_MR_MODSYNC US_MR_MODSYNC_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_MR_MODSYNC_Msk instead */
#define US_MR_ONEBIT_Pos 31 /**< (US_MR) Start Frame Delimiter Selector Position */
#define US_MR_ONEBIT_Msk (0x1U << US_MR_ONEBIT_Pos) /**< (US_MR) Start Frame Delimiter Selector Mask */
#define US_MR_ONEBIT US_MR_ONEBIT_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_MR_ONEBIT_Msk instead */
#define US_MR_MASK (0xF7FFFFFFU) /**< \deprecated (US_MR) Register MASK (Use US_MR_Msk instead) */
#define US_MR_Msk (0xF7FFFFFFU) /**< (US_MR) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- US_IER : (USART Offset: 0x08) (/W 32) Interrupt Enable Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t RXRDY:1; /**< bit: 0 RXRDY Interrupt Enable */
uint32_t TXRDY:1; /**< bit: 1 TXRDY Interrupt Enable */
uint32_t RXBRK:1; /**< bit: 2 Receiver Break Interrupt Enable */
uint32_t :2; /**< bit: 3..4 Reserved */
uint32_t OVRE:1; /**< bit: 5 Overrun Error Interrupt Enable */
uint32_t FRAME:1; /**< bit: 6 Framing Error Interrupt Enable */
uint32_t PARE:1; /**< bit: 7 Parity Error Interrupt Enable */
uint32_t TIMEOUT:1; /**< bit: 8 Time-out Interrupt Enable */
uint32_t TXEMPTY:1; /**< bit: 9 TXEMPTY Interrupt Enable */
uint32_t ITER:1; /**< bit: 10 Max number of Repetitions Reached Interrupt Enable */
uint32_t :2; /**< bit: 11..12 Reserved */
uint32_t NACK:1; /**< bit: 13 Non Acknowledge Interrupt Enable */
uint32_t :2; /**< bit: 14..15 Reserved */
uint32_t RIIC:1; /**< bit: 16 Ring Indicator Input Change Enable */
uint32_t DSRIC:1; /**< bit: 17 Data Set Ready Input Change Enable */
uint32_t DCDIC:1; /**< bit: 18 Data Carrier Detect Input Change Interrupt Enable */
uint32_t CTSIC:1; /**< bit: 19 Clear to Send Input Change Interrupt Enable */
uint32_t :4; /**< bit: 20..23 Reserved */
uint32_t MANE:1; /**< bit: 24 Manchester Error Interrupt Enable */
uint32_t :7; /**< bit: 25..31 Reserved */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} US_IER_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define US_IER_OFFSET (0x08) /**< (US_IER) Interrupt Enable Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define US_IER_RXRDY_Pos 0 /**< (US_IER) RXRDY Interrupt Enable Position */
#define US_IER_RXRDY_Msk (0x1U << US_IER_RXRDY_Pos) /**< (US_IER) RXRDY Interrupt Enable Mask */
#define US_IER_RXRDY US_IER_RXRDY_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_IER_RXRDY_Msk instead */
#define US_IER_TXRDY_Pos 1 /**< (US_IER) TXRDY Interrupt Enable Position */
#define US_IER_TXRDY_Msk (0x1U << US_IER_TXRDY_Pos) /**< (US_IER) TXRDY Interrupt Enable Mask */
#define US_IER_TXRDY US_IER_TXRDY_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_IER_TXRDY_Msk instead */
#define US_IER_RXBRK_Pos 2 /**< (US_IER) Receiver Break Interrupt Enable Position */
#define US_IER_RXBRK_Msk (0x1U << US_IER_RXBRK_Pos) /**< (US_IER) Receiver Break Interrupt Enable Mask */
#define US_IER_RXBRK US_IER_RXBRK_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_IER_RXBRK_Msk instead */
#define US_IER_OVRE_Pos 5 /**< (US_IER) Overrun Error Interrupt Enable Position */
#define US_IER_OVRE_Msk (0x1U << US_IER_OVRE_Pos) /**< (US_IER) Overrun Error Interrupt Enable Mask */
#define US_IER_OVRE US_IER_OVRE_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_IER_OVRE_Msk instead */
#define US_IER_FRAME_Pos 6 /**< (US_IER) Framing Error Interrupt Enable Position */
#define US_IER_FRAME_Msk (0x1U << US_IER_FRAME_Pos) /**< (US_IER) Framing Error Interrupt Enable Mask */
#define US_IER_FRAME US_IER_FRAME_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_IER_FRAME_Msk instead */
#define US_IER_PARE_Pos 7 /**< (US_IER) Parity Error Interrupt Enable Position */
#define US_IER_PARE_Msk (0x1U << US_IER_PARE_Pos) /**< (US_IER) Parity Error Interrupt Enable Mask */
#define US_IER_PARE US_IER_PARE_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_IER_PARE_Msk instead */
#define US_IER_TIMEOUT_Pos 8 /**< (US_IER) Time-out Interrupt Enable Position */
#define US_IER_TIMEOUT_Msk (0x1U << US_IER_TIMEOUT_Pos) /**< (US_IER) Time-out Interrupt Enable Mask */
#define US_IER_TIMEOUT US_IER_TIMEOUT_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_IER_TIMEOUT_Msk instead */
#define US_IER_TXEMPTY_Pos 9 /**< (US_IER) TXEMPTY Interrupt Enable Position */
#define US_IER_TXEMPTY_Msk (0x1U << US_IER_TXEMPTY_Pos) /**< (US_IER) TXEMPTY Interrupt Enable Mask */
#define US_IER_TXEMPTY US_IER_TXEMPTY_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_IER_TXEMPTY_Msk instead */
#define US_IER_ITER_Pos 10 /**< (US_IER) Max number of Repetitions Reached Interrupt Enable Position */
#define US_IER_ITER_Msk (0x1U << US_IER_ITER_Pos) /**< (US_IER) Max number of Repetitions Reached Interrupt Enable Mask */
#define US_IER_ITER US_IER_ITER_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_IER_ITER_Msk instead */
#define US_IER_NACK_Pos 13 /**< (US_IER) Non Acknowledge Interrupt Enable Position */
#define US_IER_NACK_Msk (0x1U << US_IER_NACK_Pos) /**< (US_IER) Non Acknowledge Interrupt Enable Mask */
#define US_IER_NACK US_IER_NACK_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_IER_NACK_Msk instead */
#define US_IER_RIIC_Pos 16 /**< (US_IER) Ring Indicator Input Change Enable Position */
#define US_IER_RIIC_Msk (0x1U << US_IER_RIIC_Pos) /**< (US_IER) Ring Indicator Input Change Enable Mask */
#define US_IER_RIIC US_IER_RIIC_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_IER_RIIC_Msk instead */
#define US_IER_DSRIC_Pos 17 /**< (US_IER) Data Set Ready Input Change Enable Position */
#define US_IER_DSRIC_Msk (0x1U << US_IER_DSRIC_Pos) /**< (US_IER) Data Set Ready Input Change Enable Mask */
#define US_IER_DSRIC US_IER_DSRIC_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_IER_DSRIC_Msk instead */
#define US_IER_DCDIC_Pos 18 /**< (US_IER) Data Carrier Detect Input Change Interrupt Enable Position */
#define US_IER_DCDIC_Msk (0x1U << US_IER_DCDIC_Pos) /**< (US_IER) Data Carrier Detect Input Change Interrupt Enable Mask */
#define US_IER_DCDIC US_IER_DCDIC_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_IER_DCDIC_Msk instead */
#define US_IER_CTSIC_Pos 19 /**< (US_IER) Clear to Send Input Change Interrupt Enable Position */
#define US_IER_CTSIC_Msk (0x1U << US_IER_CTSIC_Pos) /**< (US_IER) Clear to Send Input Change Interrupt Enable Mask */
#define US_IER_CTSIC US_IER_CTSIC_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_IER_CTSIC_Msk instead */
#define US_IER_MANE_Pos 24 /**< (US_IER) Manchester Error Interrupt Enable Position */
#define US_IER_MANE_Msk (0x1U << US_IER_MANE_Pos) /**< (US_IER) Manchester Error Interrupt Enable Mask */
#define US_IER_MANE US_IER_MANE_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_IER_MANE_Msk instead */
#define US_IER_MASK (0x10F27E7U) /**< \deprecated (US_IER) Register MASK (Use US_IER_Msk instead) */
#define US_IER_Msk (0x10F27E7U) /**< (US_IER) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- US_IDR : (USART Offset: 0x0c) (/W 32) Interrupt Disable Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t RXRDY:1; /**< bit: 0 RXRDY Interrupt Disable */
uint32_t TXRDY:1; /**< bit: 1 TXRDY Interrupt Disable */
uint32_t RXBRK:1; /**< bit: 2 Receiver Break Interrupt Disable */
uint32_t :2; /**< bit: 3..4 Reserved */
uint32_t OVRE:1; /**< bit: 5 Overrun Error Interrupt Enable */
uint32_t FRAME:1; /**< bit: 6 Framing Error Interrupt Disable */
uint32_t PARE:1; /**< bit: 7 Parity Error Interrupt Disable */
uint32_t TIMEOUT:1; /**< bit: 8 Time-out Interrupt Disable */
uint32_t TXEMPTY:1; /**< bit: 9 TXEMPTY Interrupt Disable */
uint32_t ITER:1; /**< bit: 10 Max Number of Repetitions Reached Interrupt Disable */
uint32_t :2; /**< bit: 11..12 Reserved */
uint32_t NACK:1; /**< bit: 13 Non Acknowledge Interrupt Disable */
uint32_t :2; /**< bit: 14..15 Reserved */
uint32_t RIIC:1; /**< bit: 16 Ring Indicator Input Change Disable */
uint32_t DSRIC:1; /**< bit: 17 Data Set Ready Input Change Disable */
uint32_t DCDIC:1; /**< bit: 18 Data Carrier Detect Input Change Interrupt Disable */
uint32_t CTSIC:1; /**< bit: 19 Clear to Send Input Change Interrupt Disable */
uint32_t :4; /**< bit: 20..23 Reserved */
uint32_t MANE:1; /**< bit: 24 Manchester Error Interrupt Disable */
uint32_t :7; /**< bit: 25..31 Reserved */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} US_IDR_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define US_IDR_OFFSET (0x0C) /**< (US_IDR) Interrupt Disable Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define US_IDR_RXRDY_Pos 0 /**< (US_IDR) RXRDY Interrupt Disable Position */
#define US_IDR_RXRDY_Msk (0x1U << US_IDR_RXRDY_Pos) /**< (US_IDR) RXRDY Interrupt Disable Mask */
#define US_IDR_RXRDY US_IDR_RXRDY_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_IDR_RXRDY_Msk instead */
#define US_IDR_TXRDY_Pos 1 /**< (US_IDR) TXRDY Interrupt Disable Position */
#define US_IDR_TXRDY_Msk (0x1U << US_IDR_TXRDY_Pos) /**< (US_IDR) TXRDY Interrupt Disable Mask */
#define US_IDR_TXRDY US_IDR_TXRDY_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_IDR_TXRDY_Msk instead */
#define US_IDR_RXBRK_Pos 2 /**< (US_IDR) Receiver Break Interrupt Disable Position */
#define US_IDR_RXBRK_Msk (0x1U << US_IDR_RXBRK_Pos) /**< (US_IDR) Receiver Break Interrupt Disable Mask */
#define US_IDR_RXBRK US_IDR_RXBRK_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_IDR_RXBRK_Msk instead */
#define US_IDR_OVRE_Pos 5 /**< (US_IDR) Overrun Error Interrupt Enable Position */
#define US_IDR_OVRE_Msk (0x1U << US_IDR_OVRE_Pos) /**< (US_IDR) Overrun Error Interrupt Enable Mask */
#define US_IDR_OVRE US_IDR_OVRE_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_IDR_OVRE_Msk instead */
#define US_IDR_FRAME_Pos 6 /**< (US_IDR) Framing Error Interrupt Disable Position */
#define US_IDR_FRAME_Msk (0x1U << US_IDR_FRAME_Pos) /**< (US_IDR) Framing Error Interrupt Disable Mask */
#define US_IDR_FRAME US_IDR_FRAME_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_IDR_FRAME_Msk instead */
#define US_IDR_PARE_Pos 7 /**< (US_IDR) Parity Error Interrupt Disable Position */
#define US_IDR_PARE_Msk (0x1U << US_IDR_PARE_Pos) /**< (US_IDR) Parity Error Interrupt Disable Mask */
#define US_IDR_PARE US_IDR_PARE_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_IDR_PARE_Msk instead */
#define US_IDR_TIMEOUT_Pos 8 /**< (US_IDR) Time-out Interrupt Disable Position */
#define US_IDR_TIMEOUT_Msk (0x1U << US_IDR_TIMEOUT_Pos) /**< (US_IDR) Time-out Interrupt Disable Mask */
#define US_IDR_TIMEOUT US_IDR_TIMEOUT_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_IDR_TIMEOUT_Msk instead */
#define US_IDR_TXEMPTY_Pos 9 /**< (US_IDR) TXEMPTY Interrupt Disable Position */
#define US_IDR_TXEMPTY_Msk (0x1U << US_IDR_TXEMPTY_Pos) /**< (US_IDR) TXEMPTY Interrupt Disable Mask */
#define US_IDR_TXEMPTY US_IDR_TXEMPTY_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_IDR_TXEMPTY_Msk instead */
#define US_IDR_ITER_Pos 10 /**< (US_IDR) Max Number of Repetitions Reached Interrupt Disable Position */
#define US_IDR_ITER_Msk (0x1U << US_IDR_ITER_Pos) /**< (US_IDR) Max Number of Repetitions Reached Interrupt Disable Mask */
#define US_IDR_ITER US_IDR_ITER_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_IDR_ITER_Msk instead */
#define US_IDR_NACK_Pos 13 /**< (US_IDR) Non Acknowledge Interrupt Disable Position */
#define US_IDR_NACK_Msk (0x1U << US_IDR_NACK_Pos) /**< (US_IDR) Non Acknowledge Interrupt Disable Mask */
#define US_IDR_NACK US_IDR_NACK_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_IDR_NACK_Msk instead */
#define US_IDR_RIIC_Pos 16 /**< (US_IDR) Ring Indicator Input Change Disable Position */
#define US_IDR_RIIC_Msk (0x1U << US_IDR_RIIC_Pos) /**< (US_IDR) Ring Indicator Input Change Disable Mask */
#define US_IDR_RIIC US_IDR_RIIC_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_IDR_RIIC_Msk instead */
#define US_IDR_DSRIC_Pos 17 /**< (US_IDR) Data Set Ready Input Change Disable Position */
#define US_IDR_DSRIC_Msk (0x1U << US_IDR_DSRIC_Pos) /**< (US_IDR) Data Set Ready Input Change Disable Mask */
#define US_IDR_DSRIC US_IDR_DSRIC_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_IDR_DSRIC_Msk instead */
#define US_IDR_DCDIC_Pos 18 /**< (US_IDR) Data Carrier Detect Input Change Interrupt Disable Position */
#define US_IDR_DCDIC_Msk (0x1U << US_IDR_DCDIC_Pos) /**< (US_IDR) Data Carrier Detect Input Change Interrupt Disable Mask */
#define US_IDR_DCDIC US_IDR_DCDIC_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_IDR_DCDIC_Msk instead */
#define US_IDR_CTSIC_Pos 19 /**< (US_IDR) Clear to Send Input Change Interrupt Disable Position */
#define US_IDR_CTSIC_Msk (0x1U << US_IDR_CTSIC_Pos) /**< (US_IDR) Clear to Send Input Change Interrupt Disable Mask */
#define US_IDR_CTSIC US_IDR_CTSIC_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_IDR_CTSIC_Msk instead */
#define US_IDR_MANE_Pos 24 /**< (US_IDR) Manchester Error Interrupt Disable Position */
#define US_IDR_MANE_Msk (0x1U << US_IDR_MANE_Pos) /**< (US_IDR) Manchester Error Interrupt Disable Mask */
#define US_IDR_MANE US_IDR_MANE_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_IDR_MANE_Msk instead */
#define US_IDR_MASK (0x10F27E7U) /**< \deprecated (US_IDR) Register MASK (Use US_IDR_Msk instead) */
#define US_IDR_Msk (0x10F27E7U) /**< (US_IDR) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- US_IMR : (USART Offset: 0x10) (R/ 32) Interrupt Mask Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t RXRDY:1; /**< bit: 0 RXRDY Interrupt Mask */
uint32_t TXRDY:1; /**< bit: 1 TXRDY Interrupt Mask */
uint32_t RXBRK:1; /**< bit: 2 Receiver Break Interrupt Mask */
uint32_t :2; /**< bit: 3..4 Reserved */
uint32_t OVRE:1; /**< bit: 5 Overrun Error Interrupt Mask */
uint32_t FRAME:1; /**< bit: 6 Framing Error Interrupt Mask */
uint32_t PARE:1; /**< bit: 7 Parity Error Interrupt Mask */
uint32_t TIMEOUT:1; /**< bit: 8 Time-out Interrupt Mask */
uint32_t TXEMPTY:1; /**< bit: 9 TXEMPTY Interrupt Mask */
uint32_t ITER:1; /**< bit: 10 Max Number of Repetitions Reached Interrupt Mask */
uint32_t :2; /**< bit: 11..12 Reserved */
uint32_t NACK:1; /**< bit: 13 Non Acknowledge Interrupt Mask */
uint32_t :2; /**< bit: 14..15 Reserved */
uint32_t RIIC:1; /**< bit: 16 Ring Indicator Input Change Mask */
uint32_t DSRIC:1; /**< bit: 17 Data Set Ready Input Change Mask */
uint32_t DCDIC:1; /**< bit: 18 Data Carrier Detect Input Change Interrupt Mask */
uint32_t CTSIC:1; /**< bit: 19 Clear to Send Input Change Interrupt Mask */
uint32_t :4; /**< bit: 20..23 Reserved */
uint32_t MANE:1; /**< bit: 24 Manchester Error Interrupt Mask */
uint32_t :7; /**< bit: 25..31 Reserved */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} US_IMR_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define US_IMR_OFFSET (0x10) /**< (US_IMR) Interrupt Mask Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define US_IMR_RXRDY_Pos 0 /**< (US_IMR) RXRDY Interrupt Mask Position */
#define US_IMR_RXRDY_Msk (0x1U << US_IMR_RXRDY_Pos) /**< (US_IMR) RXRDY Interrupt Mask Mask */
#define US_IMR_RXRDY US_IMR_RXRDY_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_IMR_RXRDY_Msk instead */
#define US_IMR_TXRDY_Pos 1 /**< (US_IMR) TXRDY Interrupt Mask Position */
#define US_IMR_TXRDY_Msk (0x1U << US_IMR_TXRDY_Pos) /**< (US_IMR) TXRDY Interrupt Mask Mask */
#define US_IMR_TXRDY US_IMR_TXRDY_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_IMR_TXRDY_Msk instead */
#define US_IMR_RXBRK_Pos 2 /**< (US_IMR) Receiver Break Interrupt Mask Position */
#define US_IMR_RXBRK_Msk (0x1U << US_IMR_RXBRK_Pos) /**< (US_IMR) Receiver Break Interrupt Mask Mask */
#define US_IMR_RXBRK US_IMR_RXBRK_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_IMR_RXBRK_Msk instead */
#define US_IMR_OVRE_Pos 5 /**< (US_IMR) Overrun Error Interrupt Mask Position */
#define US_IMR_OVRE_Msk (0x1U << US_IMR_OVRE_Pos) /**< (US_IMR) Overrun Error Interrupt Mask Mask */
#define US_IMR_OVRE US_IMR_OVRE_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_IMR_OVRE_Msk instead */
#define US_IMR_FRAME_Pos 6 /**< (US_IMR) Framing Error Interrupt Mask Position */
#define US_IMR_FRAME_Msk (0x1U << US_IMR_FRAME_Pos) /**< (US_IMR) Framing Error Interrupt Mask Mask */
#define US_IMR_FRAME US_IMR_FRAME_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_IMR_FRAME_Msk instead */
#define US_IMR_PARE_Pos 7 /**< (US_IMR) Parity Error Interrupt Mask Position */
#define US_IMR_PARE_Msk (0x1U << US_IMR_PARE_Pos) /**< (US_IMR) Parity Error Interrupt Mask Mask */
#define US_IMR_PARE US_IMR_PARE_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_IMR_PARE_Msk instead */
#define US_IMR_TIMEOUT_Pos 8 /**< (US_IMR) Time-out Interrupt Mask Position */
#define US_IMR_TIMEOUT_Msk (0x1U << US_IMR_TIMEOUT_Pos) /**< (US_IMR) Time-out Interrupt Mask Mask */
#define US_IMR_TIMEOUT US_IMR_TIMEOUT_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_IMR_TIMEOUT_Msk instead */
#define US_IMR_TXEMPTY_Pos 9 /**< (US_IMR) TXEMPTY Interrupt Mask Position */
#define US_IMR_TXEMPTY_Msk (0x1U << US_IMR_TXEMPTY_Pos) /**< (US_IMR) TXEMPTY Interrupt Mask Mask */
#define US_IMR_TXEMPTY US_IMR_TXEMPTY_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_IMR_TXEMPTY_Msk instead */
#define US_IMR_ITER_Pos 10 /**< (US_IMR) Max Number of Repetitions Reached Interrupt Mask Position */
#define US_IMR_ITER_Msk (0x1U << US_IMR_ITER_Pos) /**< (US_IMR) Max Number of Repetitions Reached Interrupt Mask Mask */
#define US_IMR_ITER US_IMR_ITER_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_IMR_ITER_Msk instead */
#define US_IMR_NACK_Pos 13 /**< (US_IMR) Non Acknowledge Interrupt Mask Position */
#define US_IMR_NACK_Msk (0x1U << US_IMR_NACK_Pos) /**< (US_IMR) Non Acknowledge Interrupt Mask Mask */
#define US_IMR_NACK US_IMR_NACK_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_IMR_NACK_Msk instead */
#define US_IMR_RIIC_Pos 16 /**< (US_IMR) Ring Indicator Input Change Mask Position */
#define US_IMR_RIIC_Msk (0x1U << US_IMR_RIIC_Pos) /**< (US_IMR) Ring Indicator Input Change Mask Mask */
#define US_IMR_RIIC US_IMR_RIIC_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_IMR_RIIC_Msk instead */
#define US_IMR_DSRIC_Pos 17 /**< (US_IMR) Data Set Ready Input Change Mask Position */
#define US_IMR_DSRIC_Msk (0x1U << US_IMR_DSRIC_Pos) /**< (US_IMR) Data Set Ready Input Change Mask Mask */
#define US_IMR_DSRIC US_IMR_DSRIC_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_IMR_DSRIC_Msk instead */
#define US_IMR_DCDIC_Pos 18 /**< (US_IMR) Data Carrier Detect Input Change Interrupt Mask Position */
#define US_IMR_DCDIC_Msk (0x1U << US_IMR_DCDIC_Pos) /**< (US_IMR) Data Carrier Detect Input Change Interrupt Mask Mask */
#define US_IMR_DCDIC US_IMR_DCDIC_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_IMR_DCDIC_Msk instead */
#define US_IMR_CTSIC_Pos 19 /**< (US_IMR) Clear to Send Input Change Interrupt Mask Position */
#define US_IMR_CTSIC_Msk (0x1U << US_IMR_CTSIC_Pos) /**< (US_IMR) Clear to Send Input Change Interrupt Mask Mask */
#define US_IMR_CTSIC US_IMR_CTSIC_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_IMR_CTSIC_Msk instead */
#define US_IMR_MANE_Pos 24 /**< (US_IMR) Manchester Error Interrupt Mask Position */
#define US_IMR_MANE_Msk (0x1U << US_IMR_MANE_Pos) /**< (US_IMR) Manchester Error Interrupt Mask Mask */
#define US_IMR_MANE US_IMR_MANE_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_IMR_MANE_Msk instead */
#define US_IMR_MASK (0x10F27E7U) /**< \deprecated (US_IMR) Register MASK (Use US_IMR_Msk instead) */
#define US_IMR_Msk (0x10F27E7U) /**< (US_IMR) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- US_CSR : (USART Offset: 0x14) (R/ 32) Channel Status Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t RXRDY:1; /**< bit: 0 Receiver Ready (cleared by reading US_RHR) */
uint32_t TXRDY:1; /**< bit: 1 Transmitter Ready (cleared by writing US_THR) */
uint32_t RXBRK:1; /**< bit: 2 Break Received/End of Break (cleared by writing a one to bit US_CR.RSTSTA) */
uint32_t :2; /**< bit: 3..4 Reserved */
uint32_t OVRE:1; /**< bit: 5 Overrun Error (cleared by writing a one to bit US_CR.RSTSTA) */
uint32_t FRAME:1; /**< bit: 6 Framing Error (cleared by writing a one to bit US_CR.RSTSTA) */
uint32_t PARE:1; /**< bit: 7 Parity Error (cleared by writing a one to bit US_CR.RSTSTA) */
uint32_t TIMEOUT:1; /**< bit: 8 Receiver Time-out (cleared by writing a one to bit US_CR.STTTO) */
uint32_t TXEMPTY:1; /**< bit: 9 Transmitter Empty (cleared by writing US_THR) */
uint32_t ITER:1; /**< bit: 10 Max Number of Repetitions Reached (cleared by writing a one to bit US_CR.RSTIT) */
uint32_t :2; /**< bit: 11..12 Reserved */
uint32_t NACK:1; /**< bit: 13 Non Acknowledge Interrupt (cleared by writing a one to bit US_CR.RSTNACK) */
uint32_t :2; /**< bit: 14..15 Reserved */
uint32_t RIIC:1; /**< bit: 16 Ring Indicator Input Change Flag (cleared on read) */
uint32_t DSRIC:1; /**< bit: 17 Data Set Ready Input Change Flag (cleared on read) */
uint32_t DCDIC:1; /**< bit: 18 Data Carrier Detect Input Change Flag (cleared on read) */
uint32_t CTSIC:1; /**< bit: 19 Clear to Send Input Change Flag (cleared on read) */
uint32_t RI:1; /**< bit: 20 Image of RI Input */
uint32_t DSR:1; /**< bit: 21 Image of DSR Input */
uint32_t DCD:1; /**< bit: 22 Image of DCD Input */
uint32_t CTS:1; /**< bit: 23 Image of CTS Input */
uint32_t MANERR:1; /**< bit: 24 Manchester Error (cleared by writing a one to the bit US_CR.RSTSTA) */
uint32_t :7; /**< bit: 25..31 Reserved */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} US_CSR_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define US_CSR_OFFSET (0x14) /**< (US_CSR) Channel Status Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define US_CSR_RXRDY_Pos 0 /**< (US_CSR) Receiver Ready (cleared by reading US_RHR) Position */
#define US_CSR_RXRDY_Msk (0x1U << US_CSR_RXRDY_Pos) /**< (US_CSR) Receiver Ready (cleared by reading US_RHR) Mask */
#define US_CSR_RXRDY US_CSR_RXRDY_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_CSR_RXRDY_Msk instead */
#define US_CSR_TXRDY_Pos 1 /**< (US_CSR) Transmitter Ready (cleared by writing US_THR) Position */
#define US_CSR_TXRDY_Msk (0x1U << US_CSR_TXRDY_Pos) /**< (US_CSR) Transmitter Ready (cleared by writing US_THR) Mask */
#define US_CSR_TXRDY US_CSR_TXRDY_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_CSR_TXRDY_Msk instead */
#define US_CSR_RXBRK_Pos 2 /**< (US_CSR) Break Received/End of Break (cleared by writing a one to bit US_CR.RSTSTA) Position */
#define US_CSR_RXBRK_Msk (0x1U << US_CSR_RXBRK_Pos) /**< (US_CSR) Break Received/End of Break (cleared by writing a one to bit US_CR.RSTSTA) Mask */
#define US_CSR_RXBRK US_CSR_RXBRK_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_CSR_RXBRK_Msk instead */
#define US_CSR_OVRE_Pos 5 /**< (US_CSR) Overrun Error (cleared by writing a one to bit US_CR.RSTSTA) Position */
#define US_CSR_OVRE_Msk (0x1U << US_CSR_OVRE_Pos) /**< (US_CSR) Overrun Error (cleared by writing a one to bit US_CR.RSTSTA) Mask */
#define US_CSR_OVRE US_CSR_OVRE_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_CSR_OVRE_Msk instead */
#define US_CSR_FRAME_Pos 6 /**< (US_CSR) Framing Error (cleared by writing a one to bit US_CR.RSTSTA) Position */
#define US_CSR_FRAME_Msk (0x1U << US_CSR_FRAME_Pos) /**< (US_CSR) Framing Error (cleared by writing a one to bit US_CR.RSTSTA) Mask */
#define US_CSR_FRAME US_CSR_FRAME_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_CSR_FRAME_Msk instead */
#define US_CSR_PARE_Pos 7 /**< (US_CSR) Parity Error (cleared by writing a one to bit US_CR.RSTSTA) Position */
#define US_CSR_PARE_Msk (0x1U << US_CSR_PARE_Pos) /**< (US_CSR) Parity Error (cleared by writing a one to bit US_CR.RSTSTA) Mask */
#define US_CSR_PARE US_CSR_PARE_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_CSR_PARE_Msk instead */
#define US_CSR_TIMEOUT_Pos 8 /**< (US_CSR) Receiver Time-out (cleared by writing a one to bit US_CR.STTTO) Position */
#define US_CSR_TIMEOUT_Msk (0x1U << US_CSR_TIMEOUT_Pos) /**< (US_CSR) Receiver Time-out (cleared by writing a one to bit US_CR.STTTO) Mask */
#define US_CSR_TIMEOUT US_CSR_TIMEOUT_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_CSR_TIMEOUT_Msk instead */
#define US_CSR_TXEMPTY_Pos 9 /**< (US_CSR) Transmitter Empty (cleared by writing US_THR) Position */
#define US_CSR_TXEMPTY_Msk (0x1U << US_CSR_TXEMPTY_Pos) /**< (US_CSR) Transmitter Empty (cleared by writing US_THR) Mask */
#define US_CSR_TXEMPTY US_CSR_TXEMPTY_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_CSR_TXEMPTY_Msk instead */
#define US_CSR_ITER_Pos 10 /**< (US_CSR) Max Number of Repetitions Reached (cleared by writing a one to bit US_CR.RSTIT) Position */
#define US_CSR_ITER_Msk (0x1U << US_CSR_ITER_Pos) /**< (US_CSR) Max Number of Repetitions Reached (cleared by writing a one to bit US_CR.RSTIT) Mask */
#define US_CSR_ITER US_CSR_ITER_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_CSR_ITER_Msk instead */
#define US_CSR_NACK_Pos 13 /**< (US_CSR) Non Acknowledge Interrupt (cleared by writing a one to bit US_CR.RSTNACK) Position */
#define US_CSR_NACK_Msk (0x1U << US_CSR_NACK_Pos) /**< (US_CSR) Non Acknowledge Interrupt (cleared by writing a one to bit US_CR.RSTNACK) Mask */
#define US_CSR_NACK US_CSR_NACK_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_CSR_NACK_Msk instead */
#define US_CSR_RIIC_Pos 16 /**< (US_CSR) Ring Indicator Input Change Flag (cleared on read) Position */
#define US_CSR_RIIC_Msk (0x1U << US_CSR_RIIC_Pos) /**< (US_CSR) Ring Indicator Input Change Flag (cleared on read) Mask */
#define US_CSR_RIIC US_CSR_RIIC_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_CSR_RIIC_Msk instead */
#define US_CSR_DSRIC_Pos 17 /**< (US_CSR) Data Set Ready Input Change Flag (cleared on read) Position */
#define US_CSR_DSRIC_Msk (0x1U << US_CSR_DSRIC_Pos) /**< (US_CSR) Data Set Ready Input Change Flag (cleared on read) Mask */
#define US_CSR_DSRIC US_CSR_DSRIC_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_CSR_DSRIC_Msk instead */
#define US_CSR_DCDIC_Pos 18 /**< (US_CSR) Data Carrier Detect Input Change Flag (cleared on read) Position */
#define US_CSR_DCDIC_Msk (0x1U << US_CSR_DCDIC_Pos) /**< (US_CSR) Data Carrier Detect Input Change Flag (cleared on read) Mask */
#define US_CSR_DCDIC US_CSR_DCDIC_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_CSR_DCDIC_Msk instead */
#define US_CSR_CTSIC_Pos 19 /**< (US_CSR) Clear to Send Input Change Flag (cleared on read) Position */
#define US_CSR_CTSIC_Msk (0x1U << US_CSR_CTSIC_Pos) /**< (US_CSR) Clear to Send Input Change Flag (cleared on read) Mask */
#define US_CSR_CTSIC US_CSR_CTSIC_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_CSR_CTSIC_Msk instead */
#define US_CSR_RI_Pos 20 /**< (US_CSR) Image of RI Input Position */
#define US_CSR_RI_Msk (0x1U << US_CSR_RI_Pos) /**< (US_CSR) Image of RI Input Mask */
#define US_CSR_RI US_CSR_RI_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_CSR_RI_Msk instead */
#define US_CSR_DSR_Pos 21 /**< (US_CSR) Image of DSR Input Position */
#define US_CSR_DSR_Msk (0x1U << US_CSR_DSR_Pos) /**< (US_CSR) Image of DSR Input Mask */
#define US_CSR_DSR US_CSR_DSR_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_CSR_DSR_Msk instead */
#define US_CSR_DCD_Pos 22 /**< (US_CSR) Image of DCD Input Position */
#define US_CSR_DCD_Msk (0x1U << US_CSR_DCD_Pos) /**< (US_CSR) Image of DCD Input Mask */
#define US_CSR_DCD US_CSR_DCD_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_CSR_DCD_Msk instead */
#define US_CSR_CTS_Pos 23 /**< (US_CSR) Image of CTS Input Position */
#define US_CSR_CTS_Msk (0x1U << US_CSR_CTS_Pos) /**< (US_CSR) Image of CTS Input Mask */
#define US_CSR_CTS US_CSR_CTS_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_CSR_CTS_Msk instead */
#define US_CSR_MANERR_Pos 24 /**< (US_CSR) Manchester Error (cleared by writing a one to the bit US_CR.RSTSTA) Position */
#define US_CSR_MANERR_Msk (0x1U << US_CSR_MANERR_Pos) /**< (US_CSR) Manchester Error (cleared by writing a one to the bit US_CR.RSTSTA) Mask */
#define US_CSR_MANERR US_CSR_MANERR_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_CSR_MANERR_Msk instead */
#define US_CSR_MASK (0x1FF27E7U) /**< \deprecated (US_CSR) Register MASK (Use US_CSR_Msk instead) */
#define US_CSR_Msk (0x1FF27E7U) /**< (US_CSR) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- US_RHR : (USART Offset: 0x18) (R/ 32) Receive Holding Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t RXCHR:9; /**< bit: 0..8 Received Character */
uint32_t :6; /**< bit: 9..14 Reserved */
uint32_t RXSYNH:1; /**< bit: 15 Received Sync */
uint32_t :16; /**< bit: 16..31 Reserved */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} US_RHR_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define US_RHR_OFFSET (0x18) /**< (US_RHR) Receive Holding Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define US_RHR_RXCHR_Pos 0 /**< (US_RHR) Received Character Position */
#define US_RHR_RXCHR_Msk (0x1FFU << US_RHR_RXCHR_Pos) /**< (US_RHR) Received Character Mask */
#define US_RHR_RXCHR(value) (US_RHR_RXCHR_Msk & ((value) << US_RHR_RXCHR_Pos))
#define US_RHR_RXSYNH_Pos 15 /**< (US_RHR) Received Sync Position */
#define US_RHR_RXSYNH_Msk (0x1U << US_RHR_RXSYNH_Pos) /**< (US_RHR) Received Sync Mask */
#define US_RHR_RXSYNH US_RHR_RXSYNH_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_RHR_RXSYNH_Msk instead */
#define US_RHR_MASK (0x81FFU) /**< \deprecated (US_RHR) Register MASK (Use US_RHR_Msk instead) */
#define US_RHR_Msk (0x81FFU) /**< (US_RHR) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- US_THR : (USART Offset: 0x1c) (/W 32) Transmit Holding Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t TXCHR:9; /**< bit: 0..8 Character to be Transmitted */
uint32_t :6; /**< bit: 9..14 Reserved */
uint32_t TXSYNH:1; /**< bit: 15 Sync Field to be Transmitted */
uint32_t :16; /**< bit: 16..31 Reserved */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} US_THR_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define US_THR_OFFSET (0x1C) /**< (US_THR) Transmit Holding Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define US_THR_TXCHR_Pos 0 /**< (US_THR) Character to be Transmitted Position */
#define US_THR_TXCHR_Msk (0x1FFU << US_THR_TXCHR_Pos) /**< (US_THR) Character to be Transmitted Mask */
#define US_THR_TXCHR(value) (US_THR_TXCHR_Msk & ((value) << US_THR_TXCHR_Pos))
#define US_THR_TXSYNH_Pos 15 /**< (US_THR) Sync Field to be Transmitted Position */
#define US_THR_TXSYNH_Msk (0x1U << US_THR_TXSYNH_Pos) /**< (US_THR) Sync Field to be Transmitted Mask */
#define US_THR_TXSYNH US_THR_TXSYNH_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_THR_TXSYNH_Msk instead */
#define US_THR_MASK (0x81FFU) /**< \deprecated (US_THR) Register MASK (Use US_THR_Msk instead) */
#define US_THR_Msk (0x81FFU) /**< (US_THR) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- US_BRGR : (USART Offset: 0x20) (R/W 32) Baud Rate Generator Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t CD:16; /**< bit: 0..15 Clock Divider */
uint32_t FP:3; /**< bit: 16..18 Fractional Part */
uint32_t :13; /**< bit: 19..31 Reserved */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} US_BRGR_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define US_BRGR_OFFSET (0x20) /**< (US_BRGR) Baud Rate Generator Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define US_BRGR_CD_Pos 0 /**< (US_BRGR) Clock Divider Position */
#define US_BRGR_CD_Msk (0xFFFFU << US_BRGR_CD_Pos) /**< (US_BRGR) Clock Divider Mask */
#define US_BRGR_CD(value) (US_BRGR_CD_Msk & ((value) << US_BRGR_CD_Pos))
#define US_BRGR_FP_Pos 16 /**< (US_BRGR) Fractional Part Position */
#define US_BRGR_FP_Msk (0x7U << US_BRGR_FP_Pos) /**< (US_BRGR) Fractional Part Mask */
#define US_BRGR_FP(value) (US_BRGR_FP_Msk & ((value) << US_BRGR_FP_Pos))
#define US_BRGR_MASK (0x7FFFFU) /**< \deprecated (US_BRGR) Register MASK (Use US_BRGR_Msk instead) */
#define US_BRGR_Msk (0x7FFFFU) /**< (US_BRGR) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- US_RTOR : (USART Offset: 0x24) (R/W 32) Receiver Time-out Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t TO:17; /**< bit: 0..16 Time-out Value */
uint32_t :15; /**< bit: 17..31 Reserved */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} US_RTOR_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define US_RTOR_OFFSET (0x24) /**< (US_RTOR) Receiver Time-out Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define US_RTOR_TO_Pos 0 /**< (US_RTOR) Time-out Value Position */
#define US_RTOR_TO_Msk (0x1FFFFU << US_RTOR_TO_Pos) /**< (US_RTOR) Time-out Value Mask */
#define US_RTOR_TO(value) (US_RTOR_TO_Msk & ((value) << US_RTOR_TO_Pos))
#define US_RTOR_MASK (0x1FFFFU) /**< \deprecated (US_RTOR) Register MASK (Use US_RTOR_Msk instead) */
#define US_RTOR_Msk (0x1FFFFU) /**< (US_RTOR) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- US_TTGR : (USART Offset: 0x28) (R/W 32) Transmitter Timeguard Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t TG:8; /**< bit: 0..7 Timeguard Value */
uint32_t :24; /**< bit: 8..31 Reserved */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} US_TTGR_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define US_TTGR_OFFSET (0x28) /**< (US_TTGR) Transmitter Timeguard Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define US_TTGR_TG_Pos 0 /**< (US_TTGR) Timeguard Value Position */
#define US_TTGR_TG_Msk (0xFFU << US_TTGR_TG_Pos) /**< (US_TTGR) Timeguard Value Mask */
#define US_TTGR_TG(value) (US_TTGR_TG_Msk & ((value) << US_TTGR_TG_Pos))
#define US_TTGR_MASK (0xFFU) /**< \deprecated (US_TTGR) Register MASK (Use US_TTGR_Msk instead) */
#define US_TTGR_Msk (0xFFU) /**< (US_TTGR) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- US_FIDI : (USART Offset: 0x40) (R/W 32) FI DI Ratio Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t FI_DI_RATIO:16; /**< bit: 0..15 FI Over DI Ratio Value */
uint32_t :16; /**< bit: 16..31 Reserved */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} US_FIDI_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define US_FIDI_OFFSET (0x40) /**< (US_FIDI) FI DI Ratio Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define US_FIDI_FI_DI_RATIO_Pos 0 /**< (US_FIDI) FI Over DI Ratio Value Position */
#define US_FIDI_FI_DI_RATIO_Msk (0xFFFFU << US_FIDI_FI_DI_RATIO_Pos) /**< (US_FIDI) FI Over DI Ratio Value Mask */
#define US_FIDI_FI_DI_RATIO(value) (US_FIDI_FI_DI_RATIO_Msk & ((value) << US_FIDI_FI_DI_RATIO_Pos))
#define US_FIDI_MASK (0xFFFFU) /**< \deprecated (US_FIDI) Register MASK (Use US_FIDI_Msk instead) */
#define US_FIDI_Msk (0xFFFFU) /**< (US_FIDI) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- US_NER : (USART Offset: 0x44) (R/ 32) Number of Errors Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t NB_ERRORS:8; /**< bit: 0..7 Number of Errors */
uint32_t :24; /**< bit: 8..31 Reserved */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} US_NER_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define US_NER_OFFSET (0x44) /**< (US_NER) Number of Errors Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define US_NER_NB_ERRORS_Pos 0 /**< (US_NER) Number of Errors Position */
#define US_NER_NB_ERRORS_Msk (0xFFU << US_NER_NB_ERRORS_Pos) /**< (US_NER) Number of Errors Mask */
#define US_NER_NB_ERRORS(value) (US_NER_NB_ERRORS_Msk & ((value) << US_NER_NB_ERRORS_Pos))
#define US_NER_MASK (0xFFU) /**< \deprecated (US_NER) Register MASK (Use US_NER_Msk instead) */
#define US_NER_Msk (0xFFU) /**< (US_NER) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- US_IF : (USART Offset: 0x4c) (R/W 32) IrDA Filter Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t IRDA_FILTER:8; /**< bit: 0..7 IrDA Filter */
uint32_t :24; /**< bit: 8..31 Reserved */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} US_IF_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define US_IF_OFFSET (0x4C) /**< (US_IF) IrDA Filter Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define US_IF_IRDA_FILTER_Pos 0 /**< (US_IF) IrDA Filter Position */
#define US_IF_IRDA_FILTER_Msk (0xFFU << US_IF_IRDA_FILTER_Pos) /**< (US_IF) IrDA Filter Mask */
#define US_IF_IRDA_FILTER(value) (US_IF_IRDA_FILTER_Msk & ((value) << US_IF_IRDA_FILTER_Pos))
#define US_IF_MASK (0xFFU) /**< \deprecated (US_IF) Register MASK (Use US_IF_Msk instead) */
#define US_IF_Msk (0xFFU) /**< (US_IF) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- US_MAN : (USART Offset: 0x50) (R/W 32) Manchester Configuration Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t TX_PL:4; /**< bit: 0..3 Transmitter Preamble Length */
uint32_t :4; /**< bit: 4..7 Reserved */
uint32_t TX_PP:2; /**< bit: 8..9 Transmitter Preamble Pattern */
uint32_t :2; /**< bit: 10..11 Reserved */
uint32_t TX_MPOL:1; /**< bit: 12 Transmitter Manchester Polarity */
uint32_t :3; /**< bit: 13..15 Reserved */
uint32_t RX_PL:4; /**< bit: 16..19 Receiver Preamble Length */
uint32_t :4; /**< bit: 20..23 Reserved */
uint32_t RX_PP:2; /**< bit: 24..25 Receiver Preamble Pattern detected */
uint32_t :2; /**< bit: 26..27 Reserved */
uint32_t RX_MPOL:1; /**< bit: 28 Receiver Manchester Polarity */
uint32_t ONE:1; /**< bit: 29 Must Be Set to 1 */
uint32_t DRIFT:1; /**< bit: 30 Drift Compensation */
uint32_t RXIDLEV:1; /**< bit: 31 */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} US_MAN_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define US_MAN_OFFSET (0x50) /**< (US_MAN) Manchester Configuration Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define US_MAN_TX_PL_Pos 0 /**< (US_MAN) Transmitter Preamble Length Position */
#define US_MAN_TX_PL_Msk (0xFU << US_MAN_TX_PL_Pos) /**< (US_MAN) Transmitter Preamble Length Mask */
#define US_MAN_TX_PL(value) (US_MAN_TX_PL_Msk & ((value) << US_MAN_TX_PL_Pos))
#define US_MAN_TX_PP_Pos 8 /**< (US_MAN) Transmitter Preamble Pattern Position */
#define US_MAN_TX_PP_Msk (0x3U << US_MAN_TX_PP_Pos) /**< (US_MAN) Transmitter Preamble Pattern Mask */
#define US_MAN_TX_PP(value) (US_MAN_TX_PP_Msk & ((value) << US_MAN_TX_PP_Pos))
#define US_MAN_TX_PP_ALL_ONE_Val (0x0U) /**< (US_MAN) The preamble is composed of '1's */
#define US_MAN_TX_PP_ALL_ZERO_Val (0x1U) /**< (US_MAN) The preamble is composed of '0's */
#define US_MAN_TX_PP_ZERO_ONE_Val (0x2U) /**< (US_MAN) The preamble is composed of '01's */
#define US_MAN_TX_PP_ONE_ZERO_Val (0x3U) /**< (US_MAN) The preamble is composed of '10's */
#define US_MAN_TX_PP_ALL_ONE (US_MAN_TX_PP_ALL_ONE_Val << US_MAN_TX_PP_Pos) /**< (US_MAN) The preamble is composed of '1's Position */
#define US_MAN_TX_PP_ALL_ZERO (US_MAN_TX_PP_ALL_ZERO_Val << US_MAN_TX_PP_Pos) /**< (US_MAN) The preamble is composed of '0's Position */
#define US_MAN_TX_PP_ZERO_ONE (US_MAN_TX_PP_ZERO_ONE_Val << US_MAN_TX_PP_Pos) /**< (US_MAN) The preamble is composed of '01's Position */
#define US_MAN_TX_PP_ONE_ZERO (US_MAN_TX_PP_ONE_ZERO_Val << US_MAN_TX_PP_Pos) /**< (US_MAN) The preamble is composed of '10's Position */
#define US_MAN_TX_MPOL_Pos 12 /**< (US_MAN) Transmitter Manchester Polarity Position */
#define US_MAN_TX_MPOL_Msk (0x1U << US_MAN_TX_MPOL_Pos) /**< (US_MAN) Transmitter Manchester Polarity Mask */
#define US_MAN_TX_MPOL US_MAN_TX_MPOL_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_MAN_TX_MPOL_Msk instead */
#define US_MAN_RX_PL_Pos 16 /**< (US_MAN) Receiver Preamble Length Position */
#define US_MAN_RX_PL_Msk (0xFU << US_MAN_RX_PL_Pos) /**< (US_MAN) Receiver Preamble Length Mask */
#define US_MAN_RX_PL(value) (US_MAN_RX_PL_Msk & ((value) << US_MAN_RX_PL_Pos))
#define US_MAN_RX_PP_Pos 24 /**< (US_MAN) Receiver Preamble Pattern detected Position */
#define US_MAN_RX_PP_Msk (0x3U << US_MAN_RX_PP_Pos) /**< (US_MAN) Receiver Preamble Pattern detected Mask */
#define US_MAN_RX_PP(value) (US_MAN_RX_PP_Msk & ((value) << US_MAN_RX_PP_Pos))
#define US_MAN_RX_PP_ALL_ONE_Val (0x0U) /**< (US_MAN) The preamble is composed of '1's */
#define US_MAN_RX_PP_ALL_ZERO_Val (0x1U) /**< (US_MAN) The preamble is composed of '0's */
#define US_MAN_RX_PP_ZERO_ONE_Val (0x2U) /**< (US_MAN) The preamble is composed of '01's */
#define US_MAN_RX_PP_ONE_ZERO_Val (0x3U) /**< (US_MAN) The preamble is composed of '10's */
#define US_MAN_RX_PP_ALL_ONE (US_MAN_RX_PP_ALL_ONE_Val << US_MAN_RX_PP_Pos) /**< (US_MAN) The preamble is composed of '1's Position */
#define US_MAN_RX_PP_ALL_ZERO (US_MAN_RX_PP_ALL_ZERO_Val << US_MAN_RX_PP_Pos) /**< (US_MAN) The preamble is composed of '0's Position */
#define US_MAN_RX_PP_ZERO_ONE (US_MAN_RX_PP_ZERO_ONE_Val << US_MAN_RX_PP_Pos) /**< (US_MAN) The preamble is composed of '01's Position */
#define US_MAN_RX_PP_ONE_ZERO (US_MAN_RX_PP_ONE_ZERO_Val << US_MAN_RX_PP_Pos) /**< (US_MAN) The preamble is composed of '10's Position */
#define US_MAN_RX_MPOL_Pos 28 /**< (US_MAN) Receiver Manchester Polarity Position */
#define US_MAN_RX_MPOL_Msk (0x1U << US_MAN_RX_MPOL_Pos) /**< (US_MAN) Receiver Manchester Polarity Mask */
#define US_MAN_RX_MPOL US_MAN_RX_MPOL_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_MAN_RX_MPOL_Msk instead */
#define US_MAN_ONE_Pos 29 /**< (US_MAN) Must Be Set to 1 Position */
#define US_MAN_ONE_Msk (0x1U << US_MAN_ONE_Pos) /**< (US_MAN) Must Be Set to 1 Mask */
#define US_MAN_ONE US_MAN_ONE_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_MAN_ONE_Msk instead */
#define US_MAN_DRIFT_Pos 30 /**< (US_MAN) Drift Compensation Position */
#define US_MAN_DRIFT_Msk (0x1U << US_MAN_DRIFT_Pos) /**< (US_MAN) Drift Compensation Mask */
#define US_MAN_DRIFT US_MAN_DRIFT_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_MAN_DRIFT_Msk instead */
#define US_MAN_RXIDLEV_Pos 31 /**< (US_MAN) Position */
#define US_MAN_RXIDLEV_Msk (0x1U << US_MAN_RXIDLEV_Pos) /**< (US_MAN) Mask */
#define US_MAN_RXIDLEV US_MAN_RXIDLEV_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_MAN_RXIDLEV_Msk instead */
#define US_MAN_MASK (0xF30F130FU) /**< \deprecated (US_MAN) Register MASK (Use US_MAN_Msk instead) */
#define US_MAN_Msk (0xF30F130FU) /**< (US_MAN) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- US_LINMR : (USART Offset: 0x54) (R/W 32) LIN Mode Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t NACT:2; /**< bit: 0..1 LIN Node Action */
uint32_t PARDIS:1; /**< bit: 2 Parity Disable */
uint32_t CHKDIS:1; /**< bit: 3 Checksum Disable */
uint32_t CHKTYP:1; /**< bit: 4 Checksum Type */
uint32_t DLM:1; /**< bit: 5 Data Length Mode */
uint32_t FSDIS:1; /**< bit: 6 Frame Slot Mode Disable */
uint32_t WKUPTYP:1; /**< bit: 7 Wakeup Signal Type */
uint32_t DLC:8; /**< bit: 8..15 Data Length Control */
uint32_t PDCM:1; /**< bit: 16 DMAC Mode */
uint32_t SYNCDIS:1; /**< bit: 17 Synchronization Disable */
uint32_t :14; /**< bit: 18..31 Reserved */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} US_LINMR_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define US_LINMR_OFFSET (0x54) /**< (US_LINMR) LIN Mode Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define US_LINMR_NACT_Pos 0 /**< (US_LINMR) LIN Node Action Position */
#define US_LINMR_NACT_Msk (0x3U << US_LINMR_NACT_Pos) /**< (US_LINMR) LIN Node Action Mask */
#define US_LINMR_NACT(value) (US_LINMR_NACT_Msk & ((value) << US_LINMR_NACT_Pos))
#define US_LINMR_NACT_PUBLISH_Val (0x0U) /**< (US_LINMR) The USART transmits the response. */
#define US_LINMR_NACT_SUBSCRIBE_Val (0x1U) /**< (US_LINMR) The USART receives the response. */
#define US_LINMR_NACT_IGNORE_Val (0x2U) /**< (US_LINMR) The USART does not transmit and does not receive the response. */
#define US_LINMR_NACT_PUBLISH (US_LINMR_NACT_PUBLISH_Val << US_LINMR_NACT_Pos) /**< (US_LINMR) The USART transmits the response. Position */
#define US_LINMR_NACT_SUBSCRIBE (US_LINMR_NACT_SUBSCRIBE_Val << US_LINMR_NACT_Pos) /**< (US_LINMR) The USART receives the response. Position */
#define US_LINMR_NACT_IGNORE (US_LINMR_NACT_IGNORE_Val << US_LINMR_NACT_Pos) /**< (US_LINMR) The USART does not transmit and does not receive the response. Position */
#define US_LINMR_PARDIS_Pos 2 /**< (US_LINMR) Parity Disable Position */
#define US_LINMR_PARDIS_Msk (0x1U << US_LINMR_PARDIS_Pos) /**< (US_LINMR) Parity Disable Mask */
#define US_LINMR_PARDIS US_LINMR_PARDIS_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_LINMR_PARDIS_Msk instead */
#define US_LINMR_CHKDIS_Pos 3 /**< (US_LINMR) Checksum Disable Position */
#define US_LINMR_CHKDIS_Msk (0x1U << US_LINMR_CHKDIS_Pos) /**< (US_LINMR) Checksum Disable Mask */
#define US_LINMR_CHKDIS US_LINMR_CHKDIS_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_LINMR_CHKDIS_Msk instead */
#define US_LINMR_CHKTYP_Pos 4 /**< (US_LINMR) Checksum Type Position */
#define US_LINMR_CHKTYP_Msk (0x1U << US_LINMR_CHKTYP_Pos) /**< (US_LINMR) Checksum Type Mask */
#define US_LINMR_CHKTYP US_LINMR_CHKTYP_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_LINMR_CHKTYP_Msk instead */
#define US_LINMR_DLM_Pos 5 /**< (US_LINMR) Data Length Mode Position */
#define US_LINMR_DLM_Msk (0x1U << US_LINMR_DLM_Pos) /**< (US_LINMR) Data Length Mode Mask */
#define US_LINMR_DLM US_LINMR_DLM_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_LINMR_DLM_Msk instead */
#define US_LINMR_FSDIS_Pos 6 /**< (US_LINMR) Frame Slot Mode Disable Position */
#define US_LINMR_FSDIS_Msk (0x1U << US_LINMR_FSDIS_Pos) /**< (US_LINMR) Frame Slot Mode Disable Mask */
#define US_LINMR_FSDIS US_LINMR_FSDIS_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_LINMR_FSDIS_Msk instead */
#define US_LINMR_WKUPTYP_Pos 7 /**< (US_LINMR) Wakeup Signal Type Position */
#define US_LINMR_WKUPTYP_Msk (0x1U << US_LINMR_WKUPTYP_Pos) /**< (US_LINMR) Wakeup Signal Type Mask */
#define US_LINMR_WKUPTYP US_LINMR_WKUPTYP_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_LINMR_WKUPTYP_Msk instead */
#define US_LINMR_DLC_Pos 8 /**< (US_LINMR) Data Length Control Position */
#define US_LINMR_DLC_Msk (0xFFU << US_LINMR_DLC_Pos) /**< (US_LINMR) Data Length Control Mask */
#define US_LINMR_DLC(value) (US_LINMR_DLC_Msk & ((value) << US_LINMR_DLC_Pos))
#define US_LINMR_PDCM_Pos 16 /**< (US_LINMR) DMAC Mode Position */
#define US_LINMR_PDCM_Msk (0x1U << US_LINMR_PDCM_Pos) /**< (US_LINMR) DMAC Mode Mask */
#define US_LINMR_PDCM US_LINMR_PDCM_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_LINMR_PDCM_Msk instead */
#define US_LINMR_SYNCDIS_Pos 17 /**< (US_LINMR) Synchronization Disable Position */
#define US_LINMR_SYNCDIS_Msk (0x1U << US_LINMR_SYNCDIS_Pos) /**< (US_LINMR) Synchronization Disable Mask */
#define US_LINMR_SYNCDIS US_LINMR_SYNCDIS_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_LINMR_SYNCDIS_Msk instead */
#define US_LINMR_MASK (0x3FFFFU) /**< \deprecated (US_LINMR) Register MASK (Use US_LINMR_Msk instead) */
#define US_LINMR_Msk (0x3FFFFU) /**< (US_LINMR) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- US_LINIR : (USART Offset: 0x58) (R/W 32) LIN Identifier Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t IDCHR:8; /**< bit: 0..7 Identifier Character */
uint32_t :24; /**< bit: 8..31 Reserved */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} US_LINIR_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define US_LINIR_OFFSET (0x58) /**< (US_LINIR) LIN Identifier Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define US_LINIR_IDCHR_Pos 0 /**< (US_LINIR) Identifier Character Position */
#define US_LINIR_IDCHR_Msk (0xFFU << US_LINIR_IDCHR_Pos) /**< (US_LINIR) Identifier Character Mask */
#define US_LINIR_IDCHR(value) (US_LINIR_IDCHR_Msk & ((value) << US_LINIR_IDCHR_Pos))
#define US_LINIR_MASK (0xFFU) /**< \deprecated (US_LINIR) Register MASK (Use US_LINIR_Msk instead) */
#define US_LINIR_Msk (0xFFU) /**< (US_LINIR) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- US_LINBRR : (USART Offset: 0x5c) (R/ 32) LIN Baud Rate Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t LINCD:16; /**< bit: 0..15 Clock Divider after Synchronization */
uint32_t LINFP:3; /**< bit: 16..18 Fractional Part after Synchronization */
uint32_t :13; /**< bit: 19..31 Reserved */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} US_LINBRR_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define US_LINBRR_OFFSET (0x5C) /**< (US_LINBRR) LIN Baud Rate Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define US_LINBRR_LINCD_Pos 0 /**< (US_LINBRR) Clock Divider after Synchronization Position */
#define US_LINBRR_LINCD_Msk (0xFFFFU << US_LINBRR_LINCD_Pos) /**< (US_LINBRR) Clock Divider after Synchronization Mask */
#define US_LINBRR_LINCD(value) (US_LINBRR_LINCD_Msk & ((value) << US_LINBRR_LINCD_Pos))
#define US_LINBRR_LINFP_Pos 16 /**< (US_LINBRR) Fractional Part after Synchronization Position */
#define US_LINBRR_LINFP_Msk (0x7U << US_LINBRR_LINFP_Pos) /**< (US_LINBRR) Fractional Part after Synchronization Mask */
#define US_LINBRR_LINFP(value) (US_LINBRR_LINFP_Msk & ((value) << US_LINBRR_LINFP_Pos))
#define US_LINBRR_MASK (0x7FFFFU) /**< \deprecated (US_LINBRR) Register MASK (Use US_LINBRR_Msk instead) */
#define US_LINBRR_Msk (0x7FFFFU) /**< (US_LINBRR) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- US_LONMR : (USART Offset: 0x60) (R/W 32) LON Mode Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t COMMT:1; /**< bit: 0 LON comm_type Parameter Value */
uint32_t COLDET:1; /**< bit: 1 LON Collision Detection Feature */
uint32_t TCOL:1; /**< bit: 2 Terminate Frame upon Collision Notification */
uint32_t CDTAIL:1; /**< bit: 3 LON Collision Detection on Frame Tail */
uint32_t DMAM:1; /**< bit: 4 LON DMA Mode */
uint32_t LCDS:1; /**< bit: 5 LON Collision Detection Source */
uint32_t :10; /**< bit: 6..15 Reserved */
uint32_t EOFS:8; /**< bit: 16..23 End of Frame Condition Size */
uint32_t :8; /**< bit: 24..31 Reserved */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} US_LONMR_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define US_LONMR_OFFSET (0x60) /**< (US_LONMR) LON Mode Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define US_LONMR_COMMT_Pos 0 /**< (US_LONMR) LON comm_type Parameter Value Position */
#define US_LONMR_COMMT_Msk (0x1U << US_LONMR_COMMT_Pos) /**< (US_LONMR) LON comm_type Parameter Value Mask */
#define US_LONMR_COMMT US_LONMR_COMMT_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_LONMR_COMMT_Msk instead */
#define US_LONMR_COLDET_Pos 1 /**< (US_LONMR) LON Collision Detection Feature Position */
#define US_LONMR_COLDET_Msk (0x1U << US_LONMR_COLDET_Pos) /**< (US_LONMR) LON Collision Detection Feature Mask */
#define US_LONMR_COLDET US_LONMR_COLDET_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_LONMR_COLDET_Msk instead */
#define US_LONMR_TCOL_Pos 2 /**< (US_LONMR) Terminate Frame upon Collision Notification Position */
#define US_LONMR_TCOL_Msk (0x1U << US_LONMR_TCOL_Pos) /**< (US_LONMR) Terminate Frame upon Collision Notification Mask */
#define US_LONMR_TCOL US_LONMR_TCOL_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_LONMR_TCOL_Msk instead */
#define US_LONMR_CDTAIL_Pos 3 /**< (US_LONMR) LON Collision Detection on Frame Tail Position */
#define US_LONMR_CDTAIL_Msk (0x1U << US_LONMR_CDTAIL_Pos) /**< (US_LONMR) LON Collision Detection on Frame Tail Mask */
#define US_LONMR_CDTAIL US_LONMR_CDTAIL_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_LONMR_CDTAIL_Msk instead */
#define US_LONMR_DMAM_Pos 4 /**< (US_LONMR) LON DMA Mode Position */
#define US_LONMR_DMAM_Msk (0x1U << US_LONMR_DMAM_Pos) /**< (US_LONMR) LON DMA Mode Mask */
#define US_LONMR_DMAM US_LONMR_DMAM_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_LONMR_DMAM_Msk instead */
#define US_LONMR_LCDS_Pos 5 /**< (US_LONMR) LON Collision Detection Source Position */
#define US_LONMR_LCDS_Msk (0x1U << US_LONMR_LCDS_Pos) /**< (US_LONMR) LON Collision Detection Source Mask */
#define US_LONMR_LCDS US_LONMR_LCDS_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_LONMR_LCDS_Msk instead */
#define US_LONMR_EOFS_Pos 16 /**< (US_LONMR) End of Frame Condition Size Position */
#define US_LONMR_EOFS_Msk (0xFFU << US_LONMR_EOFS_Pos) /**< (US_LONMR) End of Frame Condition Size Mask */
#define US_LONMR_EOFS(value) (US_LONMR_EOFS_Msk & ((value) << US_LONMR_EOFS_Pos))
#define US_LONMR_MASK (0xFF003FU) /**< \deprecated (US_LONMR) Register MASK (Use US_LONMR_Msk instead) */
#define US_LONMR_Msk (0xFF003FU) /**< (US_LONMR) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- US_LONPR : (USART Offset: 0x64) (R/W 32) LON Preamble Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t LONPL:14; /**< bit: 0..13 LON Preamble Length */
uint32_t :18; /**< bit: 14..31 Reserved */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} US_LONPR_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define US_LONPR_OFFSET (0x64) /**< (US_LONPR) LON Preamble Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define US_LONPR_LONPL_Pos 0 /**< (US_LONPR) LON Preamble Length Position */
#define US_LONPR_LONPL_Msk (0x3FFFU << US_LONPR_LONPL_Pos) /**< (US_LONPR) LON Preamble Length Mask */
#define US_LONPR_LONPL(value) (US_LONPR_LONPL_Msk & ((value) << US_LONPR_LONPL_Pos))
#define US_LONPR_MASK (0x3FFFU) /**< \deprecated (US_LONPR) Register MASK (Use US_LONPR_Msk instead) */
#define US_LONPR_Msk (0x3FFFU) /**< (US_LONPR) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- US_LONDL : (USART Offset: 0x68) (R/W 32) LON Data Length Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t LONDL:8; /**< bit: 0..7 LON Data Length */
uint32_t :24; /**< bit: 8..31 Reserved */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} US_LONDL_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define US_LONDL_OFFSET (0x68) /**< (US_LONDL) LON Data Length Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define US_LONDL_LONDL_Pos 0 /**< (US_LONDL) LON Data Length Position */
#define US_LONDL_LONDL_Msk (0xFFU << US_LONDL_LONDL_Pos) /**< (US_LONDL) LON Data Length Mask */
#define US_LONDL_LONDL(value) (US_LONDL_LONDL_Msk & ((value) << US_LONDL_LONDL_Pos))
#define US_LONDL_MASK (0xFFU) /**< \deprecated (US_LONDL) Register MASK (Use US_LONDL_Msk instead) */
#define US_LONDL_Msk (0xFFU) /**< (US_LONDL) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- US_LONL2HDR : (USART Offset: 0x6c) (R/W 32) LON L2HDR Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t BLI:6; /**< bit: 0..5 LON Backlog Increment */
uint32_t ALTP:1; /**< bit: 6 LON Alternate Path Bit */
uint32_t PB:1; /**< bit: 7 LON Priority Bit */
uint32_t :24; /**< bit: 8..31 Reserved */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} US_LONL2HDR_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define US_LONL2HDR_OFFSET (0x6C) /**< (US_LONL2HDR) LON L2HDR Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define US_LONL2HDR_BLI_Pos 0 /**< (US_LONL2HDR) LON Backlog Increment Position */
#define US_LONL2HDR_BLI_Msk (0x3FU << US_LONL2HDR_BLI_Pos) /**< (US_LONL2HDR) LON Backlog Increment Mask */
#define US_LONL2HDR_BLI(value) (US_LONL2HDR_BLI_Msk & ((value) << US_LONL2HDR_BLI_Pos))
#define US_LONL2HDR_ALTP_Pos 6 /**< (US_LONL2HDR) LON Alternate Path Bit Position */
#define US_LONL2HDR_ALTP_Msk (0x1U << US_LONL2HDR_ALTP_Pos) /**< (US_LONL2HDR) LON Alternate Path Bit Mask */
#define US_LONL2HDR_ALTP US_LONL2HDR_ALTP_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_LONL2HDR_ALTP_Msk instead */
#define US_LONL2HDR_PB_Pos 7 /**< (US_LONL2HDR) LON Priority Bit Position */
#define US_LONL2HDR_PB_Msk (0x1U << US_LONL2HDR_PB_Pos) /**< (US_LONL2HDR) LON Priority Bit Mask */
#define US_LONL2HDR_PB US_LONL2HDR_PB_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_LONL2HDR_PB_Msk instead */
#define US_LONL2HDR_MASK (0xFFU) /**< \deprecated (US_LONL2HDR) Register MASK (Use US_LONL2HDR_Msk instead) */
#define US_LONL2HDR_Msk (0xFFU) /**< (US_LONL2HDR) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- US_LONBL : (USART Offset: 0x70) (R/ 32) LON Backlog Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t LONBL:6; /**< bit: 0..5 LON Node Backlog Value */
uint32_t :26; /**< bit: 6..31 Reserved */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} US_LONBL_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define US_LONBL_OFFSET (0x70) /**< (US_LONBL) LON Backlog Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define US_LONBL_LONBL_Pos 0 /**< (US_LONBL) LON Node Backlog Value Position */
#define US_LONBL_LONBL_Msk (0x3FU << US_LONBL_LONBL_Pos) /**< (US_LONBL) LON Node Backlog Value Mask */
#define US_LONBL_LONBL(value) (US_LONBL_LONBL_Msk & ((value) << US_LONBL_LONBL_Pos))
#define US_LONBL_MASK (0x3FU) /**< \deprecated (US_LONBL) Register MASK (Use US_LONBL_Msk instead) */
#define US_LONBL_Msk (0x3FU) /**< (US_LONBL) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- US_LONB1TX : (USART Offset: 0x74) (R/W 32) LON Beta1 Tx Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t BETA1TX:24; /**< bit: 0..23 LON Beta1 Length after Transmission */
uint32_t :8; /**< bit: 24..31 Reserved */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} US_LONB1TX_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define US_LONB1TX_OFFSET (0x74) /**< (US_LONB1TX) LON Beta1 Tx Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define US_LONB1TX_BETA1TX_Pos 0 /**< (US_LONB1TX) LON Beta1 Length after Transmission Position */
#define US_LONB1TX_BETA1TX_Msk (0xFFFFFFU << US_LONB1TX_BETA1TX_Pos) /**< (US_LONB1TX) LON Beta1 Length after Transmission Mask */
#define US_LONB1TX_BETA1TX(value) (US_LONB1TX_BETA1TX_Msk & ((value) << US_LONB1TX_BETA1TX_Pos))
#define US_LONB1TX_MASK (0xFFFFFFU) /**< \deprecated (US_LONB1TX) Register MASK (Use US_LONB1TX_Msk instead) */
#define US_LONB1TX_Msk (0xFFFFFFU) /**< (US_LONB1TX) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- US_LONB1RX : (USART Offset: 0x78) (R/W 32) LON Beta1 Rx Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t BETA1RX:24; /**< bit: 0..23 LON Beta1 Length after Reception */
uint32_t :8; /**< bit: 24..31 Reserved */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} US_LONB1RX_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define US_LONB1RX_OFFSET (0x78) /**< (US_LONB1RX) LON Beta1 Rx Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define US_LONB1RX_BETA1RX_Pos 0 /**< (US_LONB1RX) LON Beta1 Length after Reception Position */
#define US_LONB1RX_BETA1RX_Msk (0xFFFFFFU << US_LONB1RX_BETA1RX_Pos) /**< (US_LONB1RX) LON Beta1 Length after Reception Mask */
#define US_LONB1RX_BETA1RX(value) (US_LONB1RX_BETA1RX_Msk & ((value) << US_LONB1RX_BETA1RX_Pos))
#define US_LONB1RX_MASK (0xFFFFFFU) /**< \deprecated (US_LONB1RX) Register MASK (Use US_LONB1RX_Msk instead) */
#define US_LONB1RX_Msk (0xFFFFFFU) /**< (US_LONB1RX) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- US_LONPRIO : (USART Offset: 0x7c) (R/W 32) LON Priority Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t PSNB:7; /**< bit: 0..6 LON Priority Slot Number */
uint32_t :1; /**< bit: 7 Reserved */
uint32_t NPS:7; /**< bit: 8..14 LON Node Priority Slot */
uint32_t :17; /**< bit: 15..31 Reserved */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} US_LONPRIO_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define US_LONPRIO_OFFSET (0x7C) /**< (US_LONPRIO) LON Priority Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define US_LONPRIO_PSNB_Pos 0 /**< (US_LONPRIO) LON Priority Slot Number Position */
#define US_LONPRIO_PSNB_Msk (0x7FU << US_LONPRIO_PSNB_Pos) /**< (US_LONPRIO) LON Priority Slot Number Mask */
#define US_LONPRIO_PSNB(value) (US_LONPRIO_PSNB_Msk & ((value) << US_LONPRIO_PSNB_Pos))
#define US_LONPRIO_NPS_Pos 8 /**< (US_LONPRIO) LON Node Priority Slot Position */
#define US_LONPRIO_NPS_Msk (0x7FU << US_LONPRIO_NPS_Pos) /**< (US_LONPRIO) LON Node Priority Slot Mask */
#define US_LONPRIO_NPS(value) (US_LONPRIO_NPS_Msk & ((value) << US_LONPRIO_NPS_Pos))
#define US_LONPRIO_MASK (0x7F7FU) /**< \deprecated (US_LONPRIO) Register MASK (Use US_LONPRIO_Msk instead) */
#define US_LONPRIO_Msk (0x7F7FU) /**< (US_LONPRIO) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- US_IDTTX : (USART Offset: 0x80) (R/W 32) LON IDT Tx Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t IDTTX:24; /**< bit: 0..23 LON Indeterminate Time after Transmission (comm_type = 1 mode only) */
uint32_t :8; /**< bit: 24..31 Reserved */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} US_IDTTX_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define US_IDTTX_OFFSET (0x80) /**< (US_IDTTX) LON IDT Tx Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define US_IDTTX_IDTTX_Pos 0 /**< (US_IDTTX) LON Indeterminate Time after Transmission (comm_type = 1 mode only) Position */
#define US_IDTTX_IDTTX_Msk (0xFFFFFFU << US_IDTTX_IDTTX_Pos) /**< (US_IDTTX) LON Indeterminate Time after Transmission (comm_type = 1 mode only) Mask */
#define US_IDTTX_IDTTX(value) (US_IDTTX_IDTTX_Msk & ((value) << US_IDTTX_IDTTX_Pos))
#define US_IDTTX_MASK (0xFFFFFFU) /**< \deprecated (US_IDTTX) Register MASK (Use US_IDTTX_Msk instead) */
#define US_IDTTX_Msk (0xFFFFFFU) /**< (US_IDTTX) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- US_IDTRX : (USART Offset: 0x84) (R/W 32) LON IDT Rx Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t IDTRX:24; /**< bit: 0..23 LON Indeterminate Time after Reception (comm_type = 1 mode only) */
uint32_t :8; /**< bit: 24..31 Reserved */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} US_IDTRX_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define US_IDTRX_OFFSET (0x84) /**< (US_IDTRX) LON IDT Rx Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define US_IDTRX_IDTRX_Pos 0 /**< (US_IDTRX) LON Indeterminate Time after Reception (comm_type = 1 mode only) Position */
#define US_IDTRX_IDTRX_Msk (0xFFFFFFU << US_IDTRX_IDTRX_Pos) /**< (US_IDTRX) LON Indeterminate Time after Reception (comm_type = 1 mode only) Mask */
#define US_IDTRX_IDTRX(value) (US_IDTRX_IDTRX_Msk & ((value) << US_IDTRX_IDTRX_Pos))
#define US_IDTRX_MASK (0xFFFFFFU) /**< \deprecated (US_IDTRX) Register MASK (Use US_IDTRX_Msk instead) */
#define US_IDTRX_Msk (0xFFFFFFU) /**< (US_IDTRX) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- US_ICDIFF : (USART Offset: 0x88) (R/W 32) IC DIFF Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t ICDIFF:4; /**< bit: 0..3 IC Differentiator Number */
uint32_t :28; /**< bit: 4..31 Reserved */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} US_ICDIFF_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define US_ICDIFF_OFFSET (0x88) /**< (US_ICDIFF) IC DIFF Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define US_ICDIFF_ICDIFF_Pos 0 /**< (US_ICDIFF) IC Differentiator Number Position */
#define US_ICDIFF_ICDIFF_Msk (0xFU << US_ICDIFF_ICDIFF_Pos) /**< (US_ICDIFF) IC Differentiator Number Mask */
#define US_ICDIFF_ICDIFF(value) (US_ICDIFF_ICDIFF_Msk & ((value) << US_ICDIFF_ICDIFF_Pos))
#define US_ICDIFF_MASK (0x0FU) /**< \deprecated (US_ICDIFF) Register MASK (Use US_ICDIFF_Msk instead) */
#define US_ICDIFF_Msk (0x0FU) /**< (US_ICDIFF) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- US_WPMR : (USART Offset: 0xe4) (R/W 32) Write Protection Mode Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t WPEN:1; /**< bit: 0 Write Protection Enable */
uint32_t :7; /**< bit: 1..7 Reserved */
uint32_t WPKEY:24; /**< bit: 8..31 Write Protection Key */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} US_WPMR_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define US_WPMR_OFFSET (0xE4) /**< (US_WPMR) Write Protection Mode Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define US_WPMR_WPEN_Pos 0 /**< (US_WPMR) Write Protection Enable Position */
#define US_WPMR_WPEN_Msk (0x1U << US_WPMR_WPEN_Pos) /**< (US_WPMR) Write Protection Enable Mask */
#define US_WPMR_WPEN US_WPMR_WPEN_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_WPMR_WPEN_Msk instead */
#define US_WPMR_WPKEY_Pos 8 /**< (US_WPMR) Write Protection Key Position */
#define US_WPMR_WPKEY_Msk (0xFFFFFFU << US_WPMR_WPKEY_Pos) /**< (US_WPMR) Write Protection Key Mask */
#define US_WPMR_WPKEY(value) (US_WPMR_WPKEY_Msk & ((value) << US_WPMR_WPKEY_Pos))
#define US_WPMR_WPKEY_PASSWD_Val (0x555341U) /**< (US_WPMR) Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0. */
#define US_WPMR_WPKEY_PASSWD (US_WPMR_WPKEY_PASSWD_Val << US_WPMR_WPKEY_Pos) /**< (US_WPMR) Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0. Position */
#define US_WPMR_MASK (0xFFFFFF01U) /**< \deprecated (US_WPMR) Register MASK (Use US_WPMR_Msk instead) */
#define US_WPMR_Msk (0xFFFFFF01U) /**< (US_WPMR) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/* -------- US_WPSR : (USART Offset: 0xe8) (R/ 32) Write Protection Status Register -------- */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t WPVS:1; /**< bit: 0 Write Protection Violation Status */
uint32_t :7; /**< bit: 1..7 Reserved */
uint32_t WPVSRC:16; /**< bit: 8..23 Write Protection Violation Source */
uint32_t :8; /**< bit: 24..31 Reserved */
} bit; /**< Structure used for bit access */
uint32_t reg; /**< Type used for register access */
} US_WPSR_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#define US_WPSR_OFFSET (0xE8) /**< (US_WPSR) Write Protection Status Register Offset */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define US_WPSR_WPVS_Pos 0 /**< (US_WPSR) Write Protection Violation Status Position */
#define US_WPSR_WPVS_Msk (0x1U << US_WPSR_WPVS_Pos) /**< (US_WPSR) Write Protection Violation Status Mask */
#define US_WPSR_WPVS US_WPSR_WPVS_Msk /**< \deprecated Old style mask definition for 1 bit bitfield. Use US_WPSR_WPVS_Msk instead */
#define US_WPSR_WPVSRC_Pos 8 /**< (US_WPSR) Write Protection Violation Source Position */
#define US_WPSR_WPVSRC_Msk (0xFFFFU << US_WPSR_WPVSRC_Pos) /**< (US_WPSR) Write Protection Violation Source Mask */
#define US_WPSR_WPVSRC(value) (US_WPSR_WPVSRC_Msk & ((value) << US_WPSR_WPVSRC_Pos))
#define US_WPSR_MASK (0xFFFF01U) /**< \deprecated (US_WPSR) Register MASK (Use US_WPSR_Msk instead) */
#define US_WPSR_Msk (0xFFFF01U) /**< (US_WPSR) Register Mask */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#if COMPONENT_TYPEDEF_STYLE == 'R'
/** \brief USART hardware registers */
typedef struct {
__O uint32_t US_CR; /**< (USART Offset: 0x00) Control Register */
__IO uint32_t US_MR; /**< (USART Offset: 0x04) Mode Register */
__O uint32_t US_IER; /**< (USART Offset: 0x08) Interrupt Enable Register */
__O uint32_t US_IDR; /**< (USART Offset: 0x0C) Interrupt Disable Register */
__I uint32_t US_IMR; /**< (USART Offset: 0x10) Interrupt Mask Register */
__I uint32_t US_CSR; /**< (USART Offset: 0x14) Channel Status Register */
__I uint32_t US_RHR; /**< (USART Offset: 0x18) Receive Holding Register */
__O uint32_t US_THR; /**< (USART Offset: 0x1C) Transmit Holding Register */
__IO uint32_t US_BRGR; /**< (USART Offset: 0x20) Baud Rate Generator Register */
__IO uint32_t US_RTOR; /**< (USART Offset: 0x24) Receiver Time-out Register */
__IO uint32_t US_TTGR; /**< (USART Offset: 0x28) Transmitter Timeguard Register */
__I uint32_t Reserved1[5];
__IO uint32_t US_FIDI; /**< (USART Offset: 0x40) FI DI Ratio Register */
__I uint32_t US_NER; /**< (USART Offset: 0x44) Number of Errors Register */
__I uint32_t Reserved2[1];
__IO uint32_t US_IF; /**< (USART Offset: 0x4C) IrDA Filter Register */
__IO uint32_t US_MAN; /**< (USART Offset: 0x50) Manchester Configuration Register */
__IO uint32_t US_LINMR; /**< (USART Offset: 0x54) LIN Mode Register */
__IO uint32_t US_LINIR; /**< (USART Offset: 0x58) LIN Identifier Register */
__I uint32_t US_LINBRR; /**< (USART Offset: 0x5C) LIN Baud Rate Register */
__IO uint32_t US_LONMR; /**< (USART Offset: 0x60) LON Mode Register */
__IO uint32_t US_LONPR; /**< (USART Offset: 0x64) LON Preamble Register */
__IO uint32_t US_LONDL; /**< (USART Offset: 0x68) LON Data Length Register */
__IO uint32_t US_LONL2HDR; /**< (USART Offset: 0x6C) LON L2HDR Register */
__I uint32_t US_LONBL; /**< (USART Offset: 0x70) LON Backlog Register */
__IO uint32_t US_LONB1TX; /**< (USART Offset: 0x74) LON Beta1 Tx Register */
__IO uint32_t US_LONB1RX; /**< (USART Offset: 0x78) LON Beta1 Rx Register */
__IO uint32_t US_LONPRIO; /**< (USART Offset: 0x7C) LON Priority Register */
__IO uint32_t US_IDTTX; /**< (USART Offset: 0x80) LON IDT Tx Register */
__IO uint32_t US_IDTRX; /**< (USART Offset: 0x84) LON IDT Rx Register */
__IO uint32_t US_ICDIFF; /**< (USART Offset: 0x88) IC DIFF Register */
__I uint32_t Reserved3[22];
__IO uint32_t US_WPMR; /**< (USART Offset: 0xE4) Write Protection Mode Register */
__I uint32_t US_WPSR; /**< (USART Offset: 0xE8) Write Protection Status Register */
} Usart;
#elif COMPONENT_TYPEDEF_STYLE == 'N'
/** \brief USART hardware registers */
typedef struct {
__O US_CR_Type US_CR; /**< Offset: 0x00 ( /W 32) Control Register */
__IO US_MR_Type US_MR; /**< Offset: 0x04 (R/W 32) Mode Register */
__O US_IER_Type US_IER; /**< Offset: 0x08 ( /W 32) Interrupt Enable Register */
__O US_IDR_Type US_IDR; /**< Offset: 0x0C ( /W 32) Interrupt Disable Register */
__I US_IMR_Type US_IMR; /**< Offset: 0x10 (R/ 32) Interrupt Mask Register */
__I US_CSR_Type US_CSR; /**< Offset: 0x14 (R/ 32) Channel Status Register */
__I US_RHR_Type US_RHR; /**< Offset: 0x18 (R/ 32) Receive Holding Register */
__O US_THR_Type US_THR; /**< Offset: 0x1C ( /W 32) Transmit Holding Register */
__IO US_BRGR_Type US_BRGR; /**< Offset: 0x20 (R/W 32) Baud Rate Generator Register */
__IO US_RTOR_Type US_RTOR; /**< Offset: 0x24 (R/W 32) Receiver Time-out Register */
__IO US_TTGR_Type US_TTGR; /**< Offset: 0x28 (R/W 32) Transmitter Timeguard Register */
RoReg8 Reserved1[0x14];
__IO US_FIDI_Type US_FIDI; /**< Offset: 0x40 (R/W 32) FI DI Ratio Register */
__I US_NER_Type US_NER; /**< Offset: 0x44 (R/ 32) Number of Errors Register */
RoReg8 Reserved2[0x4];
__IO US_IF_Type US_IF; /**< Offset: 0x4C (R/W 32) IrDA Filter Register */
__IO US_MAN_Type US_MAN; /**< Offset: 0x50 (R/W 32) Manchester Configuration Register */
__IO US_LINMR_Type US_LINMR; /**< Offset: 0x54 (R/W 32) LIN Mode Register */
__IO US_LINIR_Type US_LINIR; /**< Offset: 0x58 (R/W 32) LIN Identifier Register */
__I US_LINBRR_Type US_LINBRR; /**< Offset: 0x5C (R/ 32) LIN Baud Rate Register */
__IO US_LONMR_Type US_LONMR; /**< Offset: 0x60 (R/W 32) LON Mode Register */
__IO US_LONPR_Type US_LONPR; /**< Offset: 0x64 (R/W 32) LON Preamble Register */
__IO US_LONDL_Type US_LONDL; /**< Offset: 0x68 (R/W 32) LON Data Length Register */
__IO US_LONL2HDR_Type US_LONL2HDR; /**< Offset: 0x6C (R/W 32) LON L2HDR Register */
__I US_LONBL_Type US_LONBL; /**< Offset: 0x70 (R/ 32) LON Backlog Register */
__IO US_LONB1TX_Type US_LONB1TX; /**< Offset: 0x74 (R/W 32) LON Beta1 Tx Register */
__IO US_LONB1RX_Type US_LONB1RX; /**< Offset: 0x78 (R/W 32) LON Beta1 Rx Register */
__IO US_LONPRIO_Type US_LONPRIO; /**< Offset: 0x7C (R/W 32) LON Priority Register */
__IO US_IDTTX_Type US_IDTTX; /**< Offset: 0x80 (R/W 32) LON IDT Tx Register */
__IO US_IDTRX_Type US_IDTRX; /**< Offset: 0x84 (R/W 32) LON IDT Rx Register */
__IO US_ICDIFF_Type US_ICDIFF; /**< Offset: 0x88 (R/W 32) IC DIFF Register */
RoReg8 Reserved3[0x58];
__IO US_WPMR_Type US_WPMR; /**< Offset: 0xE4 (R/W 32) Write Protection Mode Register */
__I US_WPSR_Type US_WPSR; /**< Offset: 0xE8 (R/ 32) Write Protection Status Register */
} Usart;
#else /* COMPONENT_TYPEDEF_STYLE */
#error Unknown component typedef style
#endif /* COMPONENT_TYPEDEF_STYLE */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
/** @} end of Universal Synchronous Asynchronous Receiver Transmitter */
#endif /* _SAME70_USART_COMPONENT_H_ */
|