Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 | /* * Copyright (c) 2016, Wind River Systems, Inc. * * Licensed under the Apache License, Version 2.0 (the "License"); * you may not use this file except in compliance with the License. * You may obtain a copy of the License at * * http://www.apache.org/licenses/LICENSE-2.0 * * Unless required by applicable law or agreed to in writing, software * distributed under the License is distributed on an "AS IS" BASIS, * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. * See the License for the specific language governing permissions and * limitations under the License. */ /** * @file PWM driver for Freescale K64 FlexTimer Module (FTM) * * This file implements Pulse Width Modulation using the Freescale FlexTimer * Module (FTM). Basic functionality is implemented using edge-aligned PWM * mode. More complex functionality such as non-zero phase is not supported * since combined mode operation is not implemented. * * The following configuration options are supported. ("x" can be one of the * following values: 0, 1, 2, or 3 representing one of the four FMT modules * FTM0, FTM1, FTM2, or FTM3.) * * - CONFIG_PWM_K64_FTM_x_DEV_NAME: string representing the device name * - CONFIG_PWM_K64_FTM_x_PRESCALE: the clock prescaler value * - CONFIG_PWM_K64_FTM_x_CLOCK_SOURCE: the clock source * - CONFIG_SYS_LOG_PWM_K64_FTM_LEVEL: sets log output level for the driver * - CONFIG_STDOUT_CONSOLE: choose debug logs using printf of printk * * The following configuration options need to be defined in * soc.h or board.h ("x" can be 0, 1, 2 or 3). * - PWM_K64_FTM_x_REG_BASE: the base address of FTM (FTMx_SC) * * The following configuration options are not supported. These are place * holders for future functionality * * - CONFIG_PWM_K64_FTM_x_PHASE_ENABLE_0 support non-zero phase on channel 0 * - CONFIG_PWM_K64_FTM_x_PHASE_ENABLE_1 support non-zero phase on channel 1 * - CONFIG_PWM_K64_FTM_x_PHASE_ENABLE_2 support non-zero phase on channel 2 * - CONFIG_PWM_K64_FTM_x_PHASE_ENABLE_3 support non-zero phase on channel 3 */ #include <errno.h> #include <nanokernel.h> #include <board.h> #include <k20_sim.h> #include <power.h> #include <pwm.h> #include "pwm_k64_ftm.h" #include <stdio.h> /* * Non-zero phase is not supported because combine mode is not yet * implemented. */ #undef COMBINE_MODE_SUPPORT #define SYS_LOG_LEVEL CONFIG_SYS_LOG_PWM_K64_FTM_LEVEL #include <misc/sys_log.h> /* Maximum PWM outputs */ #define MAX_PWM_OUT 8 /** * @brief Enable the clock for the FTM subsystem * * This function must be called before writing to FTM registers. Failure to * do so may result in bus fault. * * @param ftm_num index indicating which FTM * * @return 0 if successful, failed otherwise */ static int pwm_ftm_clk_enable(uint8_t ftm_num) { volatile struct K20_SIM *sim = (volatile struct K20_SIM *)PERIPH_ADDR_BASE_SIM; /* sys integ. ctl */ if (ftm_num > 3) { SYS_LOG_ERR("Illegal FTM number (%d).\n Cannot enable PWM " "clock", ftm_num); return -EINVAL; } /* enabling the FTM by setting one of the bits SIM_SCGC6[26:24] */ sim->scgc6 |= 1 << (24 + ftm_num); return 0; } /** * @brief Initial FTM configuration * * Initialize the FTM hardware based on configuration options. * * @param dev Device struct * @param access_op Access operation (pin or port) * @param channel The pwm channel number * @param flags Device flags (unused) * * @return 0 if successful, failed otherwise */ static int pwm_ftm_configure(struct device *dev, int access_op, uint32_t channel, int flags) { int return_val = 0; uint32_t clock_source; uint32_t prescale; uint32_t polarity; uint32_t reg_val; SYS_LOG_DBG("..."); const struct pwm_ftm_config * const config = dev->config->config_info; ARG_UNUSED(access_op); ARG_UNUSED(flags); /* enable the clock for the FTM subsystem */ pwm_ftm_clk_enable(config->ftm_num); /* * Initialize: * clock source = x (system, fixed, external) from config * prescaler divide-by x=(1,2,4,8,16,32,64,128) from config * free-running count-up * edge-aligned PWM mode * pair: independent outputs * polarity + * no interrupt */ /* * PS[2:0] = prescale * MOD = pulse width */ clock_source = (config->clock_source & 0x3) << PWM_K64_FTM_SC_CLKS_SHIFT; if (clock_source == 0) { SYS_LOG_DBG("Warning: no clock source. PWM is disabled"); } switch (config->prescale) { case PWM_K64_FTM_PRESCALE_1: prescale = PWM_K64_FTM_SC_PS_D1; break; case PWM_K64_FTM_PRESCALE_2: prescale = PWM_K64_FTM_SC_PS_D2; break; case PWM_K64_FTM_PRESCALE_4: prescale = PWM_K64_FTM_SC_PS_D4; break; case PWM_K64_FTM_PRESCALE_8: prescale = PWM_K64_FTM_SC_PS_D8; break; case PWM_K64_FTM_PRESCALE_16: prescale = PWM_K64_FTM_SC_PS_D16; break; case PWM_K64_FTM_PRESCALE_32: prescale = PWM_K64_FTM_SC_PS_D32; break; case PWM_K64_FTM_PRESCALE_64: prescale = PWM_K64_FTM_SC_PS_D64; break; case PWM_K64_FTM_PRESCALE_128: prescale = PWM_K64_FTM_SC_PS_D128; break; default: /* Illegal prescale value. Default to 1. */ prescale = PWM_K64_FTM_SC_PS_D1; return_val = -ENOTSUP; break; } #ifdef COMBINE_MODE_SUPPORT /* Enable FTMEN=1 and set outputs to initial value */ mode_reg_val = sys_read32(PWM_K64_FTM_MODE(config->reg_base)); mode_reg_val |= PWM_K64_FTM_MODE_FTMEN | PWM_K64_FTM_MODE_INIT; SYS_LOG_DBG("sys_write32(0x%08x, 0x%08x)..", mode_reg_val, PWM_K64_FTM_MODE(config->reg_base)); sys_write32(mode_reg_val, PWM_K64_FTM_MODE(config->reg_base)); /* Enable enhanced synchronization */ SYS_LOG_DBG("sys_write32(0x%08x, 0x%08x)..", PWM_K64_FTM_SYNCONF_SYNCMODE|PWM_K64_FTM_SYNCONF_CNTINC, PWM_K64_FTM_SYNCONF(config->reg_base)); sys_write32(PWM_K64_FTM_SYNCONF_SYNCMODE|PWM_K64_FTM_SYNCONF_CNTINC, PWM_K64_FTM_SYNCONF(config->reg_base)); #endif /*COMBINE_MODE_SUPPORT*/ /* Configure: PS | CLKS | up-counter | disable TOF intr */ reg_val = prescale | clock_source; SYS_LOG_DBG("sys_write32(0x%08x, 0x%08x)..", reg_val, PWM_K64_FTM_SC(config->reg_base)); sys_write32(reg_val, PWM_K64_FTM_SC(config->reg_base)); SYS_LOG_DBG("sys_write32(0x%08x, 0x%08x)..", config->period, PWM_K64_FTM_MOD(config->reg_base)); /* set MOD to max */ sys_write32(config->period, PWM_K64_FTM_MOD(config->reg_base)); /* set channel control to edge-aligned */ reg_val = PWM_K64_FTM_CNSC_MSB | PWM_K64_FTM_CNSC_ELSB; SYS_LOG_DBG("sys_write32(0x%08x, 0x%08x)..", reg_val, PWM_K64_FTM_CNSC(config->reg_base, channel)); sys_write32(reg_val, PWM_K64_FTM_CNSC(config->reg_base, channel)); SYS_LOG_DBG("sys_read32 4.."); /* set polarity high for this channel */ polarity = sys_read32(PWM_K64_FTM_POL(config->reg_base)); polarity &= ~(1<<channel); SYS_LOG_DBG("sys_write32(0x%08x, 0x%08x)..", polarity, PWM_K64_FTM_POL(config->reg_base)); sys_write32(polarity, PWM_K64_FTM_POL(config->reg_base)); return return_val; } /** * @brief API call to set the on/off timer values * * @param dev Device struct * @param access_op Access operation (pin or port) * @param channel The pwm channel number * @param on Timer count value for the start of the pulse on each cycle * (must be 0) * @param off Timer count value for the end of the pulse. After this, the * signal will be off (low if positive polarity) for the rest of * the cycle. * * @return 0 if successful, failed otherwise */ static int pwm_ftm_set_values(struct device *dev, int access_op, uint32_t channel, uint32_t on, uint32_t off) { const struct pwm_ftm_config * const config = dev->config->config_info; struct pwm_ftm_drv_data * const drv_data = (struct pwm_ftm_drv_data * const)dev->driver_data; SYS_LOG_DBG("(on=%d, off=%d)", on, off); uint32_t pwm_pair; uint32_t combine; switch (access_op) { case PWM_ACCESS_BY_PIN: break; case PWM_ACCESS_ALL: return -ENOTSUP; default: return -ENOTSUP; } /* If either ON and/or OFF > max ticks, treat PWM as 100%. * If OFF value == 0, treat it as 0%. * Otherwise, populate registers accordingly. */ if ((on >= config->period) || (off >= config->period)) { /* Fully on. Set to 100% */ SYS_LOG_DBG("sys_write32(0x%08x, 0x%08x)..", config->period, PWM_K64_FTM_CNV(config->reg_base, channel)); /* CnV = pulse width */ sys_write32(config->period, PWM_K64_FTM_CNV(config->reg_base, channel)); } else if (off == 0) { /* Fully off. Set to 0% */ SYS_LOG_DBG("sys_write32(0x%08x, 0x%08x)..", 0, PWM_K64_FTM_CNV(config->reg_base, channel)); /* CnV = 0 */ sys_write32(0, PWM_K64_FTM_CNV(config->reg_base, channel)); } else { /* if on != 0 then set to combine mode and pwm must be even */ if (on != 0) { #ifdef COMBINE_MODE_SUPPORT /* TODO should verify that the other channel is not in * use in non-combine mode */ /* If phase != 0 enable combine mode */ if (channel % 2 != 0) { SYS_LOG_DBG("If Phase is non-zero pwm must be " "0, 2, 4, 6."); return -EINVAL; } SYS_LOG_DBG("Note: Enabling phase on pwm%d therefore " "pwm%d is not valid for output", channel, channel+1); pwm_pair = channel / 2; /* verify that the pair is configured for non-zero phase */ switch (pwm_pair) { case 0: if (!config->phase_enable0) { SYS_LOG_ERR("Phase capability must be " "enabled on FTM0"); return -EINVAL; } break; case 1: if (!config->phase_enable2) { SYS_LOG_ERR("Phase capability must be " "enabled on FTM2"); return -EINVAL; } drv_data->phase[1] = on; break; case 2: if (!config->phase_enable4) { SYS_LOG_ERR("Phase capability must be " "enabled on FTM4"); return -EINVAL; } break; case 3: if (!config->phase_enable6) { SYS_LOG_ERR("Phase capability must be " "enabled on FTM0"); return -EINVAL; } break; default: return -EINVAL; } drv_data->phase[pwm_pair] = on; combine = sys_read32(PWM_K64_FTM_COMBINE(config->reg_base)); combine |= 1 << (pwm_pair * 8); SYS_LOG_DBG("sys_write32(0x%08x, 0x%08x)..", combine, PWM_K64_FTM_COMBINE(config->reg_base)); sys_write32(combine, PWM_K64_FTM_COMBINE(config->reg_base)); SYS_LOG_DBG("sys_write32(0x%08x, 0x%08x)..", on, PWM_K64_FTM_CNV(config->reg_base, channel)); /* set the on value */ sys_write32(on, PWM_K64_FTM_CNV(config->reg_base, channel)); SYS_LOG_DBG("sys_write32(0x%08x, 0x%08x)..", off, PWM_K64_FTM_CNV(config->reg_base, channel+1)); /* set the off value */ sys_write32(off, PWM_K64_FTM_CNV(config->reg_base, channel+1)); #else /*COMBINE_MODE_SUPPORT*/ SYS_LOG_ERR("\"on\" value must be zero. Phase " "is not supported"); return -EINVAL; #endif /*COMBINE_MODE_SUPPORT*/ } else { /* zero phase. No need to combine two channels. */ if (channel % 2 != 0) { pwm_pair = (channel - 1) / 2; } else { pwm_pair = channel / 2; } drv_data->phase[pwm_pair] = 0; combine = sys_read32(PWM_K64_FTM_COMBINE(config->reg_base)); combine &= ~(1 << (pwm_pair * 8)); SYS_LOG_DBG("sys_write32(0x%08x, 0x%08x)..", combine, PWM_K64_FTM_COMBINE(config->reg_base)); sys_write32(combine, PWM_K64_FTM_COMBINE(config->reg_base)); /* set the off value */ SYS_LOG_DBG("sys_write32(0x%08x, 0x%08x)..", off, PWM_K64_FTM_CNV(config->reg_base, channel)); sys_write32(off, PWM_K64_FTM_CNV(config->reg_base, channel)); } } SYS_LOG_DBG("done."); return 0; } /** * @brief API call to set the duty cycle * * Duty cycle describes the percentage of time a signal is in the ON state. * * @param dev Device struct * @param access_op Access operation (pin or port) * @param channel The pwm channel number * @param duty Percentage of time signal is on (value between 0 and 100) * * @return 0 if successful, failed otherwise */ static int pwm_ftm_set_duty_cycle(struct device *dev, int access_op, uint32_t channel, uint8_t duty) { uint32_t on, off; const struct pwm_ftm_config * const config = dev->config->config_info; struct pwm_ftm_drv_data * const drv_data = (struct pwm_ftm_drv_data * const)dev->driver_data; ARG_UNUSED(access_op); SYS_LOG_DBG("..."); if (duty == 0) { /* Turn off PWM */ on = 0; off = 0; } else if (duty >= 100) { /* Force PWM to be 100% */ on = 0; off = config->period + 1; } else { on = 0; /* * Set the "on" value to the phase offset if it was set by * pwm_ftm_set_phase() */ switch (channel) { case 0: if (config->phase_enable0) on = drv_data->phase[0]; break; case 2: if (config->phase_enable2) on = drv_data->phase[1]; break; case 4: if (config->phase_enable4) on = drv_data->phase[2]; break; case 6: if (config->phase_enable6) on = drv_data->phase[3]; break; default: break; } /* Calculate the timer value for when to stop the pulse */ off = on + config->period * duty / 100; SYS_LOG_DBG("on=%d, off=%d, period=%d, duty=%d.", on, off, config->period, duty); /* check for valid off value */ if (off > config->period) return -ENOTSUP; } return pwm_ftm_set_values(dev, access_op, channel, on, off); SYS_LOG_DBG("done."); } /** * @brief API call to set the phase * * Phase describes number of clock ticks of delay before the start of the * pulse. The maximum count of the FTM timer is 65536 so the phase value is * an integer from 0 to 65536. * * A non-zero phase value requires the timer pair to be set to combined mode * so the odd-numbered (n+1) channel is not available for output * * Note: non-zero phase is not supported in this implementation * * @param dev Device struct * @param access_op Access operation (pin or port) * @param channel The pwm channel number * @param phase Clock ticks of delay before start of the pulse (must be 0) * * @return 0 if successful, failed otherwise */ static int pwm_ftm_set_phase(struct device *dev, int access_op, uint32_t channel, uint8_t phase) { #ifdef COMBINE_MODE_SUPPORT const struct pwm_ftm_config * const config = dev->config->config_info; struct pwm_ftm_drv_data * const drv_data = (struct pwm_ftm_drv_data * const)dev->driver_data; ARG_UNUSED(access_op); SYS_LOG_DBG("..."); if ((phase < 0) || (phase > config->period)) return -ENOTSUP; switch (channel) { case 0: if (!config->phase_enable0) return -ENOTSUP; drv_data->phase[0] = phase; break; case 2: if (!config->phase_enable2) return -ENOTSUP; drv_data->phase[1] = phase; break; case 4: if (!config->phase_enable4) return -ENOTSUP; drv_data->phase[2] = phase; break; case 6: if (!config->phase_enable6) return -ENOTSUP; drv_data->phase[3] = phase; break; default: /* channel must be 0, 2, 4, or 6 */ return -ENOTSUP; } SYS_LOG_DBG("done."); return 0; #else /*COMBINE_MODE_SUPPORT*/ ARG_UNUSED(dev); ARG_UNUSED(access_op); ARG_UNUSED(channel); ARG_UNUSED(phase); SYS_LOG_ERR("non-zero phase is not supported."); return -ENOTSUP; #endif /*COMBINE_MODE_SUPPORT*/ } #ifdef CONFIG_DEVICE_POWER_MANAGEMENT /** * @brief API to set device power state * * This function simply sets the device power state in driver_data * * @param dev Device struct * @param power_state device power state to be saved * @return N/A */ static void pwm_ftm_set_power_state(struct device *dev, uint32_t power_state) { struct pwm_ftm_drv_data *context = dev->driver_data; context->device_power_state = power_state; } /** * @brief API to get device power state * * This function simply returns the device power state * from driver_data * * @param dev Device struct * @return device power state */ static uint32_t pwm_ftm_get_power_state(struct device *dev) { struct pwm_ftm_drv_data *context = dev->driver_data; return context->device_power_state; } /** * @brief API call to disable FTM * * This function simply sets the clock source to "no clock selected" thus * disabling the FTM * * @param dev Device struct * @return 0 if successful, failed otherwise */ static int pwm_ftm_suspend(struct device *dev) { uint32_t reg_val; const struct pwm_ftm_config * const config = dev->config->config_info; SYS_LOG_DBG("..."); /* set clock source to "no clock selected" */ reg_val = sys_read32(PWM_K64_FTM_SC(config->reg_base)); reg_val &= ~PWM_K64_FTM_SC_CLKS_MASK; reg_val |= PWM_K64_FTM_SC_CLKS_DISABLE; sys_write32(reg_val, PWM_K64_FTM_SC(config->reg_base)); pwm_ftm_set_power_state(DEVICE_PM_SUSPEND_STATE); SYS_LOG_DBG("done."); return 0; } /** * @brief API call to reenable FTM * * This function simply sets the clock source to the configuration value with * the assumption that FTM was previously disabled by setting the clock source * to "no clock selected" due to a call to pwm_ftm_suspend. * * @param dev Device struct * @return 0 if successful, failed otherwise */ static int pwm_ftm_resume_from_suspend(struct device *dev) { uint32_t clock_source; uint32_t reg_val; /* set clock source to config value */ const struct pwm_ftm_config * const config = dev->config->config_info; SYS_LOG_DBG("..."); clock_source = (config->clock_source << PWM_K64_FTM_SC_CLKS_SHIFT) && PWM_K64_FTM_SC_CLKS_MASK; reg_val = sys_read32(PWM_K64_FTM_SC(config->reg_base)); reg_val &= ~PWM_K64_FTM_SC_CLKS_MASK; reg_val |= clock_source; sys_write32(reg_val, PWM_K64_FTM_SC(config->reg_base)); pwm_ftm_set_power_state(DEVICE_PM_ACTIVE_STATE); SYS_LOG_DBG("done."); return 0; } /* * Implements the driver control management functionality * the *context may include IN data or/and OUT data */ static int pwm_ftm_device_ctrl(struct device *dev, uint32_t ctrl_command, void *context) { if (ctrl_command == DEVICE_PM_SET_POWER_STATE) { if (*((uint32_t *)context) == DEVICE_PM_SUSPEND_STATE) { return pwm_ftm_suspend(dev); } else if (*((uint32_t *)context) == DEVICE_PM_ACTIVE_STATE) { return pwm_ftm_resume_from_suspend(dev); } } else if (ctrl_command == DEVICE_PM_GET_POWER_STATE) { *((uint32_t *)context) = pwm_ftm_get_power_state(dev); return 0; } return 0; } #else #define pwm_ftm_set_power_state(...) #endif static const struct pwm_driver_api pwm_ftm_drv_api_funcs = { .config = pwm_ftm_configure, .set_values = pwm_ftm_set_values, .set_duty_cycle = pwm_ftm_set_duty_cycle, .set_phase = pwm_ftm_set_phase, }; /** * @brief Initialization function of FTM * * @param dev Device struct * @return 0 if successful, failed otherwise. */ int pwm_ftm_init(struct device *dev) { SYS_LOG_DBG("..."); pwm_ftm_set_power_state(DEVICE_PM_ACTIVE_STATE); return 0; } /* Initialization for PWM_K64_FTM_0 */ #ifdef CONFIG_PWM_K64_FTM_0 #include <device.h> #include <init.h> static const struct pwm_ftm_config pwm_ftm_0_cfg = { .ftm_num = 0, .reg_base = PWM_K64_FTM_0_REG_BASE, .prescale = CONFIG_PWM_K64_FTM_0_PRESCALE, .clock_source = CONFIG_PWM_K64_FTM_0_CLOCK_SOURCE, #ifdef CONFIG_PWM_K64_FTM_0_PHASE_ENABLE_0 .phase_enable0 = 1, #else .phase_enable0 = 0, #endif #ifdef CONFIG_PWM_K64_FTM_0_PHASE_ENABLE_2 .phase_enable2 = 1, #else .phase_enable2 = 0, #endif #ifdef CONFIG_PWM_K64_FTM_0_PHASE_ENABLE_4 .phase_enable4 = 1, #else .phase_enable4 = 0, #endif #ifdef CONFIG_PWM_K64_FTM_0_PHASE_ENABLE_6 .phase_enable6 = 1, #else .phase_enable6 = 0, #endif .period = CONFIG_PWM_K64_FTM_0_PERIOD, }; static struct pwm_ftm_drv_data pwm_ftm_0_drvdata; DEVICE_DEFINE(pwm_ftm_0, CONFIG_PWM_K64_FTM_0_DEV_NAME, pwm_ftm_init, pwm_ftm_device_ctrl, &pwm_ftm_0_drvdata, &pwm_ftm_0_cfg, POST_KERNEL, CONFIG_KERNEL_INIT_PRIORITY_DEFAULT, &pwm_ftm_drv_api_funcs); #endif /* CONFIG_PWM_K64_FTM_0 */ /* Initialization for PWM_K64_FTM_1 */ #ifdef CONFIG_PWM_K64_FTM_1 #include <device.h> #include <init.h> static const struct pwm_ftm_config pwm_ftm_1_cfg = { .ftm_num = 1, .reg_base = PWM_K64_FTM_1_REG_BASE, .prescale = CONFIG_PWM_K64_FTM_1_PRESCALE, .clock_source = CONFIG_PWM_K64_FTM_1_CLOCK_SOURCE, #ifdef CONFIG_PWM_K64_FTM_1_PHASE_ENABLE_0 .phase_enable0 = 1, #else .phase_enable0 = 0, #endif #ifdef CONFIG_PWM_K64_FTM_1_PHASE_ENABLE_2 .phase_enable2 = 1, #else .phase_enable2 = 0, #endif #ifdef CONFIG_PWM_K64_FTM_1_PHASE_ENABLE_4 .phase_enable4 = 1, #else .phase_enable4 = 0, #endif #ifdef CONFIG_PWM_K64_FTM_1_PHASE_ENABLE_6 .phase_enable6 = 1, #else .phase_enable6 = 0, #endif }; static struct pwm_ftm_drv_data pwm_ftm_1_drvdata; DEVICE_DEFINE(pwm_ftm_1, CONFIG_PWM_K64_FTM_1_DEV_NAME, pwm_ftm_init, pwm_ftm_device_ctrl, &pwm_ftm_1_drvdata, &pwm_ftm_1_cfg, POST_KERNEL, CONFIG_KERNEL_INIT_PRIORITY_DEFAULT, &pwm_ftm_drv_api_funcs); #endif /* CONFIG_PWM_K64_FTM_1 */ /* Initialization for PWM_K64_FTM_2 */ #ifdef CONFIG_PWM_K64_FTM_2 #include <device.h> #include <init.h> static const struct pwm_ftm_config pwm_ftm_2_cfg = { .ftm_num = 2, .reg_base = PWM_K64_FTM_2_REG_BASE, .prescale = CONFIG_PWM_K64_FTM_2_PRESCALE, .clock_source = CONFIG_PWM_K64_FTM_2_CLOCK_SOURCE, #ifdef CONFIG_PWM_K64_FTM_2_PHASE_ENABLE_0 .phase_enable0 = 1, #else .phase_enable0 = 0, #endif #ifdef CONFIG_PWM_K64_FTM_2_PHASE_ENABLE_2 .phase_enable2 = 1, #else .phase_enable2 = 0, #endif #ifdef CONFIG_PWM_K64_FTM_2_PHASE_ENABLE_4 .phase_enable4 = 1, #else .phase_enable4 = 0, #endif #ifdef CONFIG_PWM_K64_FTM_2_PHASE_ENABLE_6 .phase_enable6 = 1, #else .phase_enable6 = 0, #endif }; static struct pwm_ftm_drv_data pwm_ftm_2_drvdata; DEVICE_DEFINE(pwm_ftm_2, CONFIG_PWM_K64_FTM_2_DEV_NAME, pwm_ftm_init, pwm_ftm_device_ctrl, &pwm_ftm_2_drvdata, &pwm_ftm_2_cfg, POST_KERNEL, CONFIG_KERNEL_INIT_PRIORITY_DEFAULT, &pwm_ftm_drv_api_funcs); #endif /* CONFIG_PWM_K64_FTM_2 */ /* Initialization for PWM_K64_FTM_3 */ #ifdef CONFIG_PWM_K64_FTM_3 #include <device.h> #include <init.h> static const struct pwm_ftm_config pwm_ftm_3_cfg = { .ftm_num = 3, .reg_base = PWM_K64_FTM_3_REG_BASE, .prescale = CONFIG_PWM_K64_FTM_3_PRESCALE, .clock_source = CONFIG_PWM_K64_FTM_3_CLOCK_SOURCE, #ifdef CONFIG_PWM_K64_FTM_3_PHASE_ENABLE_0 .phase_enable0 = 1, #else .phase_enable0 = 0, #endif #ifdef CONFIG_PWM_K64_FTM_3_PHASE_ENABLE_2 .phase_enable2 = 1, #else .phase_enable2 = 0, #endif #ifdef CONFIG_PWM_K64_FTM_3_PHASE_ENABLE_4 .phase_enable4 = 1, #else .phase_enable4 = 0, #endif #ifdef CONFIG_PWM_K64_FTM_3_PHASE_ENABLE_6 .phase_enable6 = 1, #else .phase_enable6 = 0, #endif }; static struct pwm_ftm_drv_data pwm_ftm_3_drvdata; DEVICE_DEFINE(pwm_ftm_3, CONFIG_PWM_K64_FTM_3_DEV_NAME, pwm_ftm_init, pwm_ftm_device_ctrl, &pwm_ftm_3_drvdata, &pwm_ftm_3_cfg, POST_KERNEL, CONFIG_KERNEL_INIT_PRIORITY_DEFAULT, &pwm_ftm_drv_api_funcs); #endif /* CONFIG_PWM_K64_FTM_3 */ |