Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 | #
# Copyright (c) 2015-2016 Intel Corporation
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
# http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.
#
if SOC_SERIES_QUARK_D2000
config SOC_SERIES
default quark_d2000
config X86_IAMCU
def_bool y
config TOOLCHAIN_VARIANT
default "iamcu" if X86_IAMCU
default "" if !X86_IAMCU
config SYS_CLOCK_HW_CYCLES_PER_SEC
default 32000000
config PHYS_LOAD_ADDR
default 0x00180000 if XIP
default 0x00280000 if !XIP
config RAM_SIZE
default 8
config ROM_SIZE
default 32
config IDT_NUM_VECTORS
default 64
config IOAPIC_NUM_RTES
default 32
config LOAPIC_TIMER_IRQ
default 10
config LOAPIC_TIMER_IRQ_PRIORITY
default 2
config PHYS_RAM_ADDR
default 0x00280000
help
This option specifies the physical SRAM address of this Soc.
config QMSI
def_bool y
config QMSI_BUILTIN
def_bool y
if UART_QMSI
config UART_QMSI_0
def_bool y
config UART_QMSI_0_IRQ_PRI
default 0
config UART_QMSI_1
def_bool y
config UART_QMSI_1_IRQ_PRI
default 0
endif # UART_QMSI
if WATCHDOG
config WDT_QMSI
def_bool y
config WDT_0_IRQ_PRI
default 0
endif # WATCHDOG
if RTC
config RTC_QMSI
def_bool y
config RTC_0_IRQ_PRI
default 0
endif # RTC
if GPIO
config GPIO_QMSI
def_bool y
config GPIO_QMSI_0
def_bool y
config GPIO_QMSI_0_IRQ_PRI
default 0
endif # GPIO
if PWM
config PWM_QMSI
def_bool y
endif
if I2C
config I2C_QMSI
def_bool y
if I2C_QMSI
config I2C_0
def_bool y
config I2C_0_IRQ_PRI
default 0
config I2C_0_DEFAULT_CFG
default 0x12
endif # I2C_QMSI
config I2C_SDA_SETUP
default 2
config I2C_SDA_TX_HOLD
default 16
config I2C_SDA_RX_HOLD
default 24
endif # I2C
if AIO_COMPARATOR
config AIO_COMPARATOR_QMSI
def_bool y
endif
if COUNTER
config AON_COUNTER_QMSI
def_bool y
config AON_TIMER_QMSI
def_bool y
config AON_TIMER_IRQ_PRI
default 0
endif
if ADC
config ADC_QMSI
def_bool y
endif
if DMA
config DMA_QMSI
def_bool y
endif
if SPI
config SPI_QMSI
def_bool y
config SPI_0
def_bool y
config SPI_0_IRQ_PRI
default 0
endif # SPI
if SOC_FLASH_QMSI
config SOC_FLASH_QMSI_SYS_SIZE
default 0x8000
endif # SOC_FLASH_QMSI
source "arch/x86/soc/intel_quark/quark_d2000/Kconfig.defconfig.quark_d2000"
endif # SOC_SERIES_QUARK_D2000
|