Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 | /*
* Copyright (c) 2016 Linaro Limited.
*
* SPDX-License-Identifier: Apache-2.0
*/
#include <device.h>
#include <init.h>
#include <power.h>
#include <soc.h>
#include <soc_power.h>
#include <arch/cpu.h>
#ifdef CONFIG_GPIO_CMSDK_AHB_PORT0
#define CLK_BIT_GPIO0 _BEETLE_GPIO0
#else
#define CLK_BIT_GPIO0 0
#endif
#ifdef CONFIG_GPIO_CMSDK_AHB_PORT1
#define CLK_BIT_GPIO1 _BEETLE_GPIO1
#else
#define CLK_BIT_GPIO1 0
#endif
#define AHB_CLK_BITS (CLK_BIT_GPIO0 | CLK_BIT_GPIO1)
#if defined(DT_ARM_CMSDK_TIMER_40000000_BASE_ADDRESS)
#define CLK_BIT_TIMER0 _BEETLE_TIMER0
#else
#define CLK_BIT_TIMER0 0
#endif
#if defined(DT_ARM_CMSDK_TIMER_40001000_BASE_ADDRESS)
#define CLK_BIT_TIMER1 _BEETLE_TIMER1
#else
#define CLK_BIT_TIMER1 0
#endif
#ifdef CONFIG_RUNTIME_NMI
#define CLK_BIT_WDOG _BEETLE_WDOG
#else
#define CLK_BIT_WDOG 0
#endif
#ifdef DT_ARM_CMSDK_UART_40004000_BASE_ADDRESS
#define CLK_BIT_UART0 _BEETLE_UART0
#else
#define CLK_BIT_UART0 0
#endif
#ifdef DT_ARM_CMSDK_UART_40005000_BASE_ADDRESS
#define CLK_BIT_UART1 _BEETLE_UART1
#else
#define CLK_BIT_UART1 0
#endif
#define APB_CLK_BITS (CLK_BIT_TIMER0 | CLK_BIT_TIMER1 \
| CLK_BIT_WDOG | CLK_BIT_UART0 | CLK_BIT_UART1)
/**
* @brief Setup various clock on SoC in active state.
*
* Configures the clock in active state.
*/
static ALWAYS_INLINE void clock_active_init(void)
{
/* Enable AHB and APB clocks */
/* Configure AHB Peripheral Clock in active state */
__BEETLE_SYSCON->ahbclkcfg0set = AHB_CLK_BITS;
/* Configure APB Peripheral Clock in active state */
__BEETLE_SYSCON->apbclkcfg0set = APB_CLK_BITS;
}
/**
* @brief Configures the clock that remain active during sleep state.
*
* Configures the clock that remain active during sleep state.
*/
static ALWAYS_INLINE void clock_sleep_init(void)
{
/* Configure APB Peripheral Clock in sleep state */
__BEETLE_SYSCON->apbclkcfg1set = APB_CLK_BITS;
}
/**
* @brief Configures the clock that remain active during deepsleep state.
*
* Configures the clock that remain active during deepsleep state.
*/
static ALWAYS_INLINE void clock_deepsleep_init(void)
{
/* Configure APB Peripheral Clock in deep sleep state */
__BEETLE_SYSCON->apbclkcfg2set = APB_CLK_BITS;
}
/**
* @brief Setup initial wakeup sources on SoC.
*
* Setup the SoC wakeup sources.
*
*/
static ALWAYS_INLINE void wakeup_src_init(void)
{
/* Configure Wakeup Sources */
__BEETLE_SYSCON->pwrdncfg1set = APB_CLK_BITS;
}
/**
* @brief Setup various clocks and wakeup sources in the SoC.
*
* Configures the clocks and wakeup sources in the SoC.
*/
void soc_power_init(void)
{
/* Setup active state clocks */
clock_active_init();
/* Setup sleep active clocks */
clock_sleep_init();
/* Setup deepsleep active clocks */
clock_deepsleep_init();
/* Setup initial wakeup sources */
wakeup_src_init();
}
|