Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 | /*
* Copyright (c) 2016-2017, Texas Instruments Incorporated
*
* SPDX-License-Identifier: Apache-2.0
*/
#include <kernel.h>
#include <arch/cpu.h>
#include <uart.h>
/* Driverlib includes */
#include <inc/hw_types.h>
#include <driverlib/rom.h>
#include <driverlib/rom_map.h>
#include <driverlib/prcm.h>
#include <driverlib/uart.h>
struct uart_cc32xx_dev_data_t {
#ifdef CONFIG_UART_INTERRUPT_DRIVEN
uart_irq_callback_user_data_t cb; /**< Callback function pointer */
void *cb_data; /**< Callback function arg */
#endif /* CONFIG_UART_INTERRUPT_DRIVEN */
};
#define DEV_CFG(dev) \
((const struct uart_device_config * const)(dev)->config->config_info)
#define DEV_DATA(dev) \
((struct uart_cc32xx_dev_data_t * const)(dev)->driver_data)
#define PRIME_CHAR '\r'
/* Forward decls: */
static struct device DEVICE_NAME_GET(uart_cc32xx_0);
#ifdef CONFIG_UART_INTERRUPT_DRIVEN
static void uart_cc32xx_isr(void *arg);
#endif
static const struct uart_device_config uart_cc32xx_dev_cfg_0 = {
.base = (void *)DT_TI_CC32XX_UART_4000C000_BASE_ADDRESS,
.sys_clk_freq = CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC,
};
static struct uart_cc32xx_dev_data_t uart_cc32xx_dev_data_0 = {
#ifdef CONFIG_UART_INTERRUPT_DRIVEN
.cb = NULL,
#endif
};
/*
* CC32XX UART has a configurable FIFO length, from 1 to 8 characters.
* However, the Zephyr console driver, and the Zephyr uart sample test, assume
* a RX FIFO depth of one: meaning, one interrupt == one character received.
* Keeping with this assumption, this driver leaves the FIFOs disabled,
* and at depth 1.
*/
static int uart_cc32xx_init(struct device *dev)
{
const struct uart_device_config *config = DEV_CFG(dev);
MAP_PRCMPeripheralReset(PRCM_UARTA0);
/* This also calls MAP_UARTEnable() to enable the FIFOs: */
MAP_UARTConfigSetExpClk((unsigned long)config->base,
MAP_PRCMPeripheralClockGet(PRCM_UARTA0),
DT_TI_CC32XX_UART_4000C000_CURRENT_SPEED,
(UART_CONFIG_WLEN_8 | UART_CONFIG_STOP_ONE
| UART_CONFIG_PAR_NONE));
MAP_UARTFlowControlSet((unsigned long)config->base,
UART_FLOWCONTROL_NONE);
/* Re-disable the FIFOs: */
MAP_UARTFIFODisable((unsigned long)config->base);
#ifdef CONFIG_UART_INTERRUPT_DRIVEN
/* Clear any pending UART RX interrupts: */
MAP_UARTIntClear((unsigned long)config->base, UART_INT_RX);
IRQ_CONNECT(DT_TI_CC32XX_UART_4000C000_IRQ_0,
DT_TI_CC32XX_UART_4000C000_IRQ_0_PRIORITY,
uart_cc32xx_isr, DEVICE_GET(uart_cc32xx_0),
0);
irq_enable(DT_TI_CC32XX_UART_4000C000_IRQ_0);
/* Fill the tx fifo, so Zephyr console & shell subsystems get "primed"
* with first tx fifo empty interrupt when they first call
* uart_irq_tx_enable().
*/
MAP_UARTCharPutNonBlocking((unsigned long)config->base, PRIME_CHAR);
#endif
return 0;
}
static int uart_cc32xx_poll_in(struct device *dev, unsigned char *c)
{
const struct uart_device_config *config = DEV_CFG(dev);
if (MAP_UARTCharsAvail((unsigned long)config->base)) {
*c = MAP_UARTCharGetNonBlocking((unsigned long)config->base);
} else {
return (-1);
}
return 0;
}
static void uart_cc32xx_poll_out(struct device *dev, unsigned char c)
{
const struct uart_device_config *config = DEV_CFG(dev);
MAP_UARTCharPut((unsigned long)config->base, c);
}
static int uart_cc32xx_err_check(struct device *dev)
{
const struct uart_device_config *config = DEV_CFG(dev);
unsigned long cc32xx_errs = 0L;
unsigned int z_err = 0U;
cc32xx_errs = MAP_UARTRxErrorGet((unsigned long)config->base);
/* Map cc32xx SDK uart.h defines to zephyr uart.h defines */
z_err = ((cc32xx_errs & UART_RXERROR_OVERRUN) ?
UART_ERROR_OVERRUN : 0) |
((cc32xx_errs & UART_RXERROR_BREAK) ? UART_ERROR_BREAK : 0) |
((cc32xx_errs & UART_RXERROR_PARITY) ? UART_ERROR_PARITY : 0) |
((cc32xx_errs & UART_RXERROR_FRAMING) ? UART_ERROR_FRAMING : 0);
MAP_UARTRxErrorClear((unsigned long)config->base);
return (int)z_err;
}
#ifdef CONFIG_UART_INTERRUPT_DRIVEN
static int uart_cc32xx_fifo_fill(struct device *dev, const u8_t *tx_data,
int size)
{
const struct uart_device_config *config = DEV_CFG(dev);
unsigned int num_tx = 0U;
while ((size - num_tx) > 0) {
/* Send a character */
if (MAP_UARTCharPutNonBlocking((unsigned long)config->base,
tx_data[num_tx])) {
num_tx++;
} else {
break;
}
}
return (int)num_tx;
}
static int uart_cc32xx_fifo_read(struct device *dev, u8_t *rx_data,
const int size)
{
const struct uart_device_config *config = DEV_CFG(dev);
unsigned int num_rx = 0U;
while (((size - num_rx) > 0) &&
MAP_UARTCharsAvail((unsigned long)config->base)) {
/* Receive a character */
rx_data[num_rx++] =
MAP_UARTCharGetNonBlocking((unsigned long)config->base);
}
return num_rx;
}
static void uart_cc32xx_irq_tx_enable(struct device *dev)
{
const struct uart_device_config *config = DEV_CFG(dev);
MAP_UARTIntEnable((unsigned long)config->base, UART_INT_TX);
}
static void uart_cc32xx_irq_tx_disable(struct device *dev)
{
const struct uart_device_config *config = DEV_CFG(dev);
MAP_UARTIntDisable((unsigned long)config->base, UART_INT_TX);
}
static int uart_cc32xx_irq_tx_ready(struct device *dev)
{
const struct uart_device_config *config = DEV_CFG(dev);
unsigned int int_status;
int_status = MAP_UARTIntStatus((unsigned long)config->base, 1);
return (int_status & UART_INT_TX);
}
static void uart_cc32xx_irq_rx_enable(struct device *dev)
{
const struct uart_device_config *config = DEV_CFG(dev);
/* FIFOs are left disabled from reset, so UART_INT_RT flag not used. */
MAP_UARTIntEnable((unsigned long)config->base, UART_INT_RX);
}
static void uart_cc32xx_irq_rx_disable(struct device *dev)
{
const struct uart_device_config *config = DEV_CFG(dev);
MAP_UARTIntDisable((unsigned long)config->base, UART_INT_RX);
}
static int uart_cc32xx_irq_tx_complete(struct device *dev)
{
const struct uart_device_config *config = DEV_CFG(dev);
return (!MAP_UARTBusy((unsigned long)config->base));
}
static int uart_cc32xx_irq_rx_ready(struct device *dev)
{
const struct uart_device_config *config = DEV_CFG(dev);
unsigned int int_status;
int_status = MAP_UARTIntStatus((unsigned long)config->base, 1);
return (int_status & UART_INT_RX);
}
static void uart_cc32xx_irq_err_enable(struct device *dev)
{
/* Not yet used in zephyr */
}
static void uart_cc32xx_irq_err_disable(struct device *dev)
{
/* Not yet used in zephyr */
}
static int uart_cc32xx_irq_is_pending(struct device *dev)
{
const struct uart_device_config *config = DEV_CFG(dev);
unsigned int int_status;
int_status = MAP_UARTIntStatus((unsigned long)config->base, 1);
return (int_status & (UART_INT_TX | UART_INT_RX));
}
static int uart_cc32xx_irq_update(struct device *dev)
{
return 1;
}
static void uart_cc32xx_irq_callback_set(struct device *dev,
uart_irq_callback_user_data_t cb,
void *cb_data)
{
struct uart_cc32xx_dev_data_t * const dev_data = DEV_DATA(dev);
dev_data->cb = cb;
dev_data->cb_data = cb_data;
}
/**
* @brief Interrupt service routine.
*
* This simply calls the callback function, if one exists.
*
* Note: CC32XX UART Tx interrupts when ready to send; Rx interrupts when char
* received.
*
* @param arg Argument to ISR.
*
* @return N/A
*/
static void uart_cc32xx_isr(void *arg)
{
struct device *dev = arg;
const struct uart_device_config *config = DEV_CFG(dev);
struct uart_cc32xx_dev_data_t * const dev_data = DEV_DATA(dev);
unsigned long intStatus = MAP_UARTIntStatus((unsigned long)config->base,
1);
if (dev_data->cb) {
dev_data->cb(dev_data->cb_data);
}
/*
* RX/TX interrupt should have been implicitly cleared by Zephyr UART
* clients calling uart_fifo_read() or uart_fifo_write().
* Still, clear any error interrupts here, as they're not yet handled.
*/
MAP_UARTIntClear((unsigned long)config->base,
intStatus & ~(UART_INT_RX | UART_INT_TX));
}
#endif /* CONFIG_UART_INTERRUPT_DRIVEN */
static const struct uart_driver_api uart_cc32xx_driver_api = {
.poll_in = uart_cc32xx_poll_in,
.poll_out = uart_cc32xx_poll_out,
.err_check = uart_cc32xx_err_check,
#ifdef CONFIG_UART_INTERRUPT_DRIVEN
.fifo_fill = uart_cc32xx_fifo_fill,
.fifo_read = uart_cc32xx_fifo_read,
.irq_tx_enable = uart_cc32xx_irq_tx_enable,
.irq_tx_disable = uart_cc32xx_irq_tx_disable,
.irq_tx_ready = uart_cc32xx_irq_tx_ready,
.irq_rx_enable = uart_cc32xx_irq_rx_enable,
.irq_rx_disable = uart_cc32xx_irq_rx_disable,
.irq_tx_complete = uart_cc32xx_irq_tx_complete,
.irq_rx_ready = uart_cc32xx_irq_rx_ready,
.irq_err_enable = uart_cc32xx_irq_err_enable,
.irq_err_disable = uart_cc32xx_irq_err_disable,
.irq_is_pending = uart_cc32xx_irq_is_pending,
.irq_update = uart_cc32xx_irq_update,
.irq_callback_set = uart_cc32xx_irq_callback_set,
#endif /* CONFIG_UART_INTERRUPT_DRIVEN */
};
DEVICE_AND_API_INIT(uart_cc32xx_0, DT_UART_CC32XX_NAME,
uart_cc32xx_init, &uart_cc32xx_dev_data_0,
&uart_cc32xx_dev_cfg_0,
PRE_KERNEL_1, CONFIG_KERNEL_INIT_PRIORITY_DEVICE,
(void *)&uart_cc32xx_driver_api);
|