Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548 1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585 1586 1587 1588 1589 1590 1591 1592 1593 1594 1595 1596 1597 1598 1599 1600 1601 1602 1603 1604 1605 1606 1607 1608 1609 1610 1611 1612 1613 1614 1615 1616 1617 1618 1619 1620 1621 1622 1623 1624 1625 1626 1627 1628 1629 1630 1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648 1649 1650 1651 1652 1653 1654 1655 1656 1657 1658 1659 1660 1661 1662 1663 1664 1665 1666 1667 1668 1669 1670 1671 1672 1673 1674 1675 1676 1677 1678 1679 1680 1681 1682 1683 1684 1685 1686 1687 1688 1689 1690 1691 1692 1693 1694 1695 1696 1697 1698 1699 1700 1701 1702 1703 1704 1705 1706 1707 1708 1709 1710 1711 1712 1713 1714 1715 1716 1717 1718 1719 1720 1721 1722 1723 1724 1725 1726 1727 1728 1729 1730 1731 1732 1733 1734 1735 1736 1737 1738 1739 1740 1741 1742 1743 1744 1745 1746 1747 1748 1749 1750 1751 1752 1753 1754 1755 1756 1757 1758 1759 1760 1761 1762 1763 1764 1765 1766 1767 1768 1769 1770 1771 1772 1773 1774 1775 1776 1777 1778 1779 1780 1781 1782 1783 1784 1785 1786 1787 1788 1789 1790 1791 1792 1793 1794 1795 1796 1797 1798 1799 1800 1801 1802 1803 1804 1805 1806 1807 1808 1809 1810 1811 1812 1813 1814 1815 1816 1817 1818 1819 1820 1821 1822 1823 1824 1825 1826 1827 1828 1829 1830 1831 1832 1833 1834 1835 1836 1837 1838 1839 1840 1841 1842 1843 1844 1845 1846 1847 1848 1849 1850 1851 1852 1853 1854 1855 1856 1857 1858 1859 1860 1861 1862 1863 1864 1865 1866 1867 1868 1869 1870 1871 1872 1873 1874 1875 1876 1877 1878 1879 1880 1881 1882 1883 1884 1885 1886 1887 1888 1889 1890 1891 1892 1893 1894 1895 1896 1897 1898 1899 1900 1901 1902 1903 1904 1905 1906 1907 1908 1909 1910 1911 1912 1913 1914 1915 1916 1917 1918 1919 1920 1921 1922 1923 1924 1925 1926 1927 1928 1929 1930 1931 1932 1933 1934 1935 1936 1937 1938 1939 1940 1941 1942 1943 1944 1945 1946 1947 1948 1949 1950 1951 1952 1953 1954 1955 1956 1957 1958 1959 1960 1961 1962 1963 1964 1965 1966 1967 1968 1969 1970 1971 1972 1973 1974 1975 1976 1977 1978 1979 1980 1981 1982 1983 1984 1985 1986 1987 1988 1989 1990 1991 1992 1993 1994 1995 1996 1997 1998 1999 2000 2001 2002 2003 2004 2005 2006 2007 2008 2009 2010 2011 2012 2013 2014 2015 2016 2017 2018 2019 2020 2021 2022 2023 2024 2025 2026 2027 2028 2029 2030 2031 2032 2033 2034 2035 2036 2037 2038 2039 2040 2041 2042 2043 2044 2045 2046 2047 2048 2049 2050 2051 2052 2053 2054 2055 2056 2057 2058 2059 2060 2061 2062 2063 2064 2065 2066 2067 2068 2069 2070 2071 2072 2073 2074 2075 2076 2077 2078 2079 2080 2081 2082 2083 2084 2085 2086 2087 2088 2089 2090 2091 2092 2093 2094 2095 2096 2097 2098 2099 2100 2101 2102 2103 2104 2105 2106 2107 2108 2109 2110 2111 2112 2113 2114 2115 2116 2117 2118 2119 2120 2121 2122 2123 2124 2125 2126 2127 2128 2129 2130 2131 2132 2133 2134 2135 2136 2137 2138 2139 2140 2141 2142 2143 2144 2145 2146 2147 2148 2149 2150 2151 2152 2153 2154 2155 2156 2157 2158 2159 2160 2161 2162 2163 2164 2165 2166 2167 2168 2169 2170 2171 2172 2173 2174 2175 2176 2177 2178 2179 2180 2181 2182 2183 2184 2185 2186 2187 2188 2189 2190 2191 2192 2193 2194 2195 2196 2197 2198 2199 2200 2201 2202 2203 2204 2205 2206 2207 2208 2209 2210 2211 2212 2213 2214 2215 2216 2217 2218 2219 2220 2221 2222 2223 2224 2225 2226 2227 2228 2229 2230 2231 2232 2233 2234 2235 2236 2237 2238 2239 2240 2241 2242 2243 2244 2245 2246 2247 2248 2249 2250 2251 2252 2253 2254 2255 2256 2257 2258 2259 2260 2261 2262 2263 2264 2265 2266 2267 2268 2269 2270 2271 2272 2273 2274 2275 2276 2277 2278 2279 2280 2281 2282 2283 2284 2285 2286 2287 2288 2289 2290 2291 2292 2293 2294 2295 2296 2297 2298 2299 2300 2301 2302 2303 2304 2305 2306 2307 2308 2309 2310 2311 2312 2313 2314 2315 2316 2317 2318 2319 2320 2321 2322 2323 2324 2325 2326 2327 2328 2329 2330 2331 2332 2333 2334 2335 2336 2337 2338 2339 2340 2341 2342 2343 2344 2345 2346 2347 2348 2349 2350 2351 2352 2353 2354 2355 2356 2357 2358 2359 2360 2361 2362 2363 2364 2365 2366 2367 2368 2369 2370 2371 2372 2373 2374 2375 2376 2377 | /** ****************************************************************************** * @file stm32f1xx_ll_gpio.h * @author MCD Application Team * @brief Header file of GPIO LL module. ****************************************************************************** * @attention * * <h2><center>© COPYRIGHT(c) 2016 STMicroelectronics</center></h2> * * Redistribution and use in source and binary forms, with or without modification, * are permitted provided that the following conditions are met: * 1. Redistributions of source code must retain the above copyright notice, * this list of conditions and the following disclaimer. * 2. Redistributions in binary form must reproduce the above copyright notice, * this list of conditions and the following disclaimer in the documentation * and/or other materials provided with the distribution. * 3. Neither the name of STMicroelectronics nor the names of its contributors * may be used to endorse or promote products derived from this software * without specific prior written permission. * * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. * ****************************************************************************** */ /* Define to prevent recursive inclusion -------------------------------------*/ #ifndef __STM32F1xx_LL_GPIO_H #define __STM32F1xx_LL_GPIO_H #ifdef __cplusplus extern "C" { #endif /* Includes ------------------------------------------------------------------*/ #include "stm32f1xx.h" /** @addtogroup STM32F1xx_LL_Driver * @{ */ #if defined (GPIOA) || defined (GPIOB) || defined (GPIOC) || defined (GPIOD) || defined (GPIOE) || defined (GPIOF) || defined (GPIOG) /** @defgroup GPIO_LL GPIO * @{ */ /* Private types -------------------------------------------------------------*/ /* Private variables ---------------------------------------------------------*/ /* Private constants ---------------------------------------------------------*/ /** @defgroup GPIO_LL_Private_Constants GPIO Private Constants * @{ */ /* Defines used for Pin Mask Initialization */ #define GPIO_PIN_MASK_POS 8U #define GPIO_PIN_NB 16U /** * @} */ /* Private macros ------------------------------------------------------------*/ #if defined(USE_FULL_LL_DRIVER) /** @defgroup GPIO_LL_Private_Macros GPIO Private Macros * @{ */ /** * @} */ #endif /*USE_FULL_LL_DRIVER*/ /* Exported types ------------------------------------------------------------*/ #if defined(USE_FULL_LL_DRIVER) /** @defgroup GPIO_LL_ES_INIT GPIO Exported Init structures * @{ */ /** * @brief LL GPIO Init Structure definition */ typedef struct { uint32_t Pin; /*!< Specifies the GPIO pins to be configured. This parameter can be any value of @ref GPIO_LL_EC_PIN */ uint32_t Mode; /*!< Specifies the operating mode for the selected pins. This parameter can be a value of @ref GPIO_LL_EC_MODE. GPIO HW configuration can be modified afterwards using unitary function @ref LL_GPIO_SetPinMode().*/ uint32_t Speed; /*!< Specifies the speed for the selected pins. This parameter can be a value of @ref GPIO_LL_EC_SPEED. GPIO HW configuration can be modified afterwards using unitary function @ref LL_GPIO_SetPinSpeed().*/ uint32_t OutputType; /*!< Specifies the operating output type for the selected pins. This parameter can be a value of @ref GPIO_LL_EC_OUTPUT. GPIO HW configuration can be modified afterwards using unitary function @ref LL_GPIO_SetPinOutputType().*/ uint32_t Pull; /*!< Specifies the operating Pull-up/Pull down for the selected pins. This parameter can be a value of @ref GPIO_LL_EC_PULL. GPIO HW configuration can be modified afterwards using unitary function @ref LL_GPIO_SetPinPull().*/ } LL_GPIO_InitTypeDef; /** * @} */ #endif /* USE_FULL_LL_DRIVER */ /* Exported constants --------------------------------------------------------*/ /** @defgroup GPIO_LL_Exported_Constants GPIO Exported Constants * @{ */ /** @defgroup GPIO_LL_EC_PIN PIN * @{ */ #define LL_GPIO_PIN_0 ((GPIO_BSRR_BS0 << GPIO_PIN_MASK_POS) | 0x00000001U) /*!< Select pin 0 */ #define LL_GPIO_PIN_1 ((GPIO_BSRR_BS1 << GPIO_PIN_MASK_POS) | 0x00000002U) /*!< Select pin 1 */ #define LL_GPIO_PIN_2 ((GPIO_BSRR_BS2 << GPIO_PIN_MASK_POS) | 0x00000004U) /*!< Select pin 2 */ #define LL_GPIO_PIN_3 ((GPIO_BSRR_BS3 << GPIO_PIN_MASK_POS) | 0x00000008U) /*!< Select pin 3 */ #define LL_GPIO_PIN_4 ((GPIO_BSRR_BS4 << GPIO_PIN_MASK_POS) | 0x00000010U) /*!< Select pin 4 */ #define LL_GPIO_PIN_5 ((GPIO_BSRR_BS5 << GPIO_PIN_MASK_POS) | 0x00000020U) /*!< Select pin 5 */ #define LL_GPIO_PIN_6 ((GPIO_BSRR_BS6 << GPIO_PIN_MASK_POS) | 0x00000040U) /*!< Select pin 6 */ #define LL_GPIO_PIN_7 ((GPIO_BSRR_BS7 << GPIO_PIN_MASK_POS) | 0x00000080U) /*!< Select pin 7 */ #define LL_GPIO_PIN_8 ((GPIO_BSRR_BS8 << GPIO_PIN_MASK_POS) | 0x04000001U) /*!< Select pin 8 */ #define LL_GPIO_PIN_9 ((GPIO_BSRR_BS9 << GPIO_PIN_MASK_POS) | 0x04000002U) /*!< Select pin 9 */ #define LL_GPIO_PIN_10 ((GPIO_BSRR_BS10 << GPIO_PIN_MASK_POS) | 0x04000004U) /*!< Select pin 10 */ #define LL_GPIO_PIN_11 ((GPIO_BSRR_BS11 << GPIO_PIN_MASK_POS) | 0x04000008U) /*!< Select pin 11 */ #define LL_GPIO_PIN_12 ((GPIO_BSRR_BS12 << GPIO_PIN_MASK_POS) | 0x04000010U) /*!< Select pin 12 */ #define LL_GPIO_PIN_13 ((GPIO_BSRR_BS13 << GPIO_PIN_MASK_POS) | 0x04000020U) /*!< Select pin 13 */ #define LL_GPIO_PIN_14 ((GPIO_BSRR_BS14 << GPIO_PIN_MASK_POS) | 0x04000040U) /*!< Select pin 14 */ #define LL_GPIO_PIN_15 ((GPIO_BSRR_BS15 << GPIO_PIN_MASK_POS) | 0x04000080U) /*!< Select pin 15 */ #define LL_GPIO_PIN_ALL (LL_GPIO_PIN_0 | LL_GPIO_PIN_1 | LL_GPIO_PIN_2 | \ LL_GPIO_PIN_3 | LL_GPIO_PIN_4 | LL_GPIO_PIN_5 | \ LL_GPIO_PIN_6 | LL_GPIO_PIN_7 | LL_GPIO_PIN_8 | \ LL_GPIO_PIN_9 | LL_GPIO_PIN_10 | LL_GPIO_PIN_11 | \ LL_GPIO_PIN_12 | LL_GPIO_PIN_13 | LL_GPIO_PIN_14 | \ LL_GPIO_PIN_15) /*!< Select all pins */ /** * @} */ /** @defgroup GPIO_LL_EC_MODE Mode * @{ */ #define LL_GPIO_MODE_ANALOG 0x00000000U /*!< Select analog mode */ #define LL_GPIO_MODE_FLOATING GPIO_CRL_CNF0_0 /*!< Select floating mode */ #define LL_GPIO_MODE_INPUT GPIO_CRL_CNF0_1 /*!< Select input mode */ #define LL_GPIO_MODE_OUTPUT GPIO_CRL_MODE0_0 /*!< Select general purpose output mode */ #define LL_GPIO_MODE_ALTERNATE (GPIO_CRL_CNF0_1 | GPIO_CRL_MODE0_0) /*!< Select alternate function mode */ /** * @} */ /** @defgroup GPIO_LL_EC_OUTPUT Output Type * @{ */ #define LL_GPIO_OUTPUT_PUSHPULL 0x00000000U /*!< Select push-pull as output type */ #define LL_GPIO_OUTPUT_OPENDRAIN GPIO_CRL_CNF0_0 /*!< Select open-drain as output type */ /** * @} */ /** @defgroup GPIO_LL_EC_SPEED Output Speed * @{ */ #define LL_GPIO_MODE_OUTPUT_10MHz GPIO_CRL_MODE0_0 /*!< Select Output mode, max speed 10 MHz */ #define LL_GPIO_MODE_OUTPUT_2MHz GPIO_CRL_MODE0_1 /*!< Select Output mode, max speed 20 MHz */ #define LL_GPIO_MODE_OUTPUT_50MHz GPIO_CRL_MODE0 /*!< Select Output mode, max speed 50 MHz */ /** * @} */ #define LL_GPIO_SPEED_FREQ_LOW LL_GPIO_MODE_OUTPUT_2MHz /*!< Select I/O low output speed */ #define LL_GPIO_SPEED_FREQ_MEDIUM LL_GPIO_MODE_OUTPUT_10MHz /*!< Select I/O medium output speed */ #define LL_GPIO_SPEED_FREQ_HIGH LL_GPIO_MODE_OUTPUT_50MHz /*!< Select I/O high output speed */ /** @defgroup GPIO_LL_EC_PULL Pull Up Pull Down * @{ */ #define LL_GPIO_PULL_DOWN 0x00000000U /*!< Select I/O pull down */ #define LL_GPIO_PULL_UP GPIO_ODR_ODR0 /*!< Select I/O pull up */ /** * @} */ /** @defgroup GPIO_LL_EVENTOUT_PIN EVENTOUT Pin * @{ */ #define LL_GPIO_AF_EVENTOUT_PIN_0 AFIO_EVCR_PIN_PX0 /*!< EVENTOUT on pin 0 */ #define LL_GPIO_AF_EVENTOUT_PIN_1 AFIO_EVCR_PIN_PX1 /*!< EVENTOUT on pin 1 */ #define LL_GPIO_AF_EVENTOUT_PIN_2 AFIO_EVCR_PIN_PX2 /*!< EVENTOUT on pin 2 */ #define LL_GPIO_AF_EVENTOUT_PIN_3 AFIO_EVCR_PIN_PX3 /*!< EVENTOUT on pin 3 */ #define LL_GPIO_AF_EVENTOUT_PIN_4 AFIO_EVCR_PIN_PX4 /*!< EVENTOUT on pin 4 */ #define LL_GPIO_AF_EVENTOUT_PIN_5 AFIO_EVCR_PIN_PX5 /*!< EVENTOUT on pin 5 */ #define LL_GPIO_AF_EVENTOUT_PIN_6 AFIO_EVCR_PIN_PX6 /*!< EVENTOUT on pin 6 */ #define LL_GPIO_AF_EVENTOUT_PIN_7 AFIO_EVCR_PIN_PX7 /*!< EVENTOUT on pin 7 */ #define LL_GPIO_AF_EVENTOUT_PIN_8 AFIO_EVCR_PIN_PX8 /*!< EVENTOUT on pin 8 */ #define LL_GPIO_AF_EVENTOUT_PIN_9 AFIO_EVCR_PIN_PX9 /*!< EVENTOUT on pin 9 */ #define LL_GPIO_AF_EVENTOUT_PIN_10 AFIO_EVCR_PIN_PX10 /*!< EVENTOUT on pin 10 */ #define LL_GPIO_AF_EVENTOUT_PIN_11 AFIO_EVCR_PIN_PX11 /*!< EVENTOUT on pin 11 */ #define LL_GPIO_AF_EVENTOUT_PIN_12 AFIO_EVCR_PIN_PX12 /*!< EVENTOUT on pin 12 */ #define LL_GPIO_AF_EVENTOUT_PIN_13 AFIO_EVCR_PIN_PX13 /*!< EVENTOUT on pin 13 */ #define LL_GPIO_AF_EVENTOUT_PIN_14 AFIO_EVCR_PIN_PX14 /*!< EVENTOUT on pin 14 */ #define LL_GPIO_AF_EVENTOUT_PIN_15 AFIO_EVCR_PIN_PX15 /*!< EVENTOUT on pin 15 */ /** * @} */ /** @defgroup GPIO_LL_EVENTOUT_PORT EVENTOUT Port * @{ */ #define LL_GPIO_AF_EVENTOUT_PORT_A AFIO_EVCR_PORT_PA /*!< EVENTOUT on port A */ #define LL_GPIO_AF_EVENTOUT_PORT_B AFIO_EVCR_PORT_PB /*!< EVENTOUT on port B */ #define LL_GPIO_AF_EVENTOUT_PORT_C AFIO_EVCR_PORT_PC /*!< EVENTOUT on port C */ #define LL_GPIO_AF_EVENTOUT_PORT_D AFIO_EVCR_PORT_PD /*!< EVENTOUT on port D */ #define LL_GPIO_AF_EVENTOUT_PORT_E AFIO_EVCR_PORT_PE /*!< EVENTOUT on port E */ /** * @} */ /** @defgroup GPIO_LL_EC_EXTI_PORT GPIO EXTI PORT * @{ */ #define LL_GPIO_AF_EXTI_PORTA 0U /*!< EXTI PORT A */ #define LL_GPIO_AF_EXTI_PORTB 1U /*!< EXTI PORT B */ #define LL_GPIO_AF_EXTI_PORTC 2U /*!< EXTI PORT C */ #define LL_GPIO_AF_EXTI_PORTD 3U /*!< EXTI PORT D */ #define LL_GPIO_AF_EXTI_PORTE 4U /*!< EXTI PORT E */ #define LL_GPIO_AF_EXTI_PORTF 5U /*!< EXTI PORT F */ #define LL_GPIO_AF_EXTI_PORTG 6U /*!< EXTI PORT G */ /** * @} */ /** @defgroup GPIO_LL_EC_EXTI_LINE GPIO EXTI LINE * @{ */ #define LL_GPIO_AF_EXTI_LINE0 (0x000FU << 16U | 0U) /*!< EXTI_POSITION_0 | EXTICR[0] */ #define LL_GPIO_AF_EXTI_LINE1 (0x00F0U << 16U | 0U) /*!< EXTI_POSITION_4 | EXTICR[0] */ #define LL_GPIO_AF_EXTI_LINE2 (0x0F00U << 16U | 0U) /*!< EXTI_POSITION_8 | EXTICR[0] */ #define LL_GPIO_AF_EXTI_LINE3 (0xF000U << 16U | 0U) /*!< EXTI_POSITION_12 | EXTICR[0] */ #define LL_GPIO_AF_EXTI_LINE4 (0x000FU << 16U | 1U) /*!< EXTI_POSITION_0 | EXTICR[1] */ #define LL_GPIO_AF_EXTI_LINE5 (0x00F0U << 16U | 1U) /*!< EXTI_POSITION_4 | EXTICR[1] */ #define LL_GPIO_AF_EXTI_LINE6 (0x0F00U << 16U | 1U) /*!< EXTI_POSITION_8 | EXTICR[1] */ #define LL_GPIO_AF_EXTI_LINE7 (0xF000U << 16U | 1U) /*!< EXTI_POSITION_12 | EXTICR[1] */ #define LL_GPIO_AF_EXTI_LINE8 (0x000FU << 16U | 2U) /*!< EXTI_POSITION_0 | EXTICR[2] */ #define LL_GPIO_AF_EXTI_LINE9 (0x00F0U << 16U | 2U) /*!< EXTI_POSITION_4 | EXTICR[2] */ #define LL_GPIO_AF_EXTI_LINE10 (0x0F00U << 16U | 2U) /*!< EXTI_POSITION_8 | EXTICR[2] */ #define LL_GPIO_AF_EXTI_LINE11 (0xF000U << 16U | 2U) /*!< EXTI_POSITION_12 | EXTICR[2] */ #define LL_GPIO_AF_EXTI_LINE12 (0x000FU << 16U | 3U) /*!< EXTI_POSITION_0 | EXTICR[3] */ #define LL_GPIO_AF_EXTI_LINE13 (0x00F0U << 16U | 3U) /*!< EXTI_POSITION_4 | EXTICR[3] */ #define LL_GPIO_AF_EXTI_LINE14 (0x0F00U << 16U | 3U) /*!< EXTI_POSITION_8 | EXTICR[3] */ #define LL_GPIO_AF_EXTI_LINE15 (0xF000U << 16U | 3U) /*!< EXTI_POSITION_12 | EXTICR[3] */ /** * @} */ /** * @} */ /* Exported macro ------------------------------------------------------------*/ /** @defgroup GPIO_LL_Exported_Macros GPIO Exported Macros * @{ */ /** @defgroup GPIO_LL_EM_WRITE_READ Common Write and read registers Macros * @{ */ /** * @brief Write a value in GPIO register * @param __INSTANCE__ GPIO Instance * @param __REG__ Register to be written * @param __VALUE__ Value to be written in the register * @retval None */ #define LL_GPIO_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__)) /** * @brief Read a value in GPIO register * @param __INSTANCE__ GPIO Instance * @param __REG__ Register to be read * @retval Register value */ #define LL_GPIO_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__) /** * @} */ /** * @} */ /* Exported functions --------------------------------------------------------*/ /** @defgroup GPIO_LL_Exported_Functions GPIO Exported Functions * @{ */ /** @defgroup GPIO_LL_EF_Port_Configuration Port Configuration * @{ */ /** * @brief Configure gpio mode for a dedicated pin on dedicated port. * @note I/O mode can be Analog, Floating input, Input with pull-up/pull-down, General purpose Output, * Alternate function Output. * @note Warning: only one pin can be passed as parameter. * @rmtoll CRL CNFy LL_GPIO_SetPinMode * @rmtoll CRL MODEy LL_GPIO_SetPinMode * @rmtoll CRH CNFy LL_GPIO_SetPinMode * @rmtoll CRH MODEy LL_GPIO_SetPinMode * @param GPIOx GPIO Port * @param Pin This parameter can be one of the following values: * @arg @ref LL_GPIO_PIN_0 * @arg @ref LL_GPIO_PIN_1 * @arg @ref LL_GPIO_PIN_2 * @arg @ref LL_GPIO_PIN_3 * @arg @ref LL_GPIO_PIN_4 * @arg @ref LL_GPIO_PIN_5 * @arg @ref LL_GPIO_PIN_6 * @arg @ref LL_GPIO_PIN_7 * @arg @ref LL_GPIO_PIN_8 * @arg @ref LL_GPIO_PIN_9 * @arg @ref LL_GPIO_PIN_10 * @arg @ref LL_GPIO_PIN_11 * @arg @ref LL_GPIO_PIN_12 * @arg @ref LL_GPIO_PIN_13 * @arg @ref LL_GPIO_PIN_14 * @arg @ref LL_GPIO_PIN_15 * @param Mode This parameter can be one of the following values: * @arg @ref LL_GPIO_MODE_ANALOG * @arg @ref LL_GPIO_MODE_FLOATING * @arg @ref LL_GPIO_MODE_INPUT * @arg @ref LL_GPIO_MODE_OUTPUT * @arg @ref LL_GPIO_MODE_ALTERNATE * @retval None */ __STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode) { register uint32_t *pReg = (uint32_t *)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)); MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U))); } /** * @brief Return gpio mode for a dedicated pin on dedicated port. * @note I/O mode can be Analog, Floating input, Input with pull-up/pull-down, General purpose Output, * Alternate function Output. * @note Warning: only one pin can be passed as parameter. * @rmtoll CRL CNFy LL_GPIO_GetPinMode * @rmtoll CRL MODEy LL_GPIO_GetPinMode * @rmtoll CRH CNFy LL_GPIO_GetPinMode * @rmtoll CRH MODEy LL_GPIO_GetPinMode * @param GPIOx GPIO Port * @param Pin This parameter can be one of the following values: * @arg @ref LL_GPIO_PIN_0 * @arg @ref LL_GPIO_PIN_1 * @arg @ref LL_GPIO_PIN_2 * @arg @ref LL_GPIO_PIN_3 * @arg @ref LL_GPIO_PIN_4 * @arg @ref LL_GPIO_PIN_5 * @arg @ref LL_GPIO_PIN_6 * @arg @ref LL_GPIO_PIN_7 * @arg @ref LL_GPIO_PIN_8 * @arg @ref LL_GPIO_PIN_9 * @arg @ref LL_GPIO_PIN_10 * @arg @ref LL_GPIO_PIN_11 * @arg @ref LL_GPIO_PIN_12 * @arg @ref LL_GPIO_PIN_13 * @arg @ref LL_GPIO_PIN_14 * @arg @ref LL_GPIO_PIN_15 * @retval Returned value can be one of the following values: * @arg @ref LL_GPIO_MODE_ANALOG * @arg @ref LL_GPIO_MODE_FLOATING * @arg @ref LL_GPIO_MODE_INPUT * @arg @ref LL_GPIO_MODE_OUTPUT * @arg @ref LL_GPIO_MODE_ALTERNATE */ __STATIC_INLINE uint32_t LL_GPIO_GetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin) { register uint32_t *pReg = (uint32_t *)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)); return (READ_BIT(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U))) >> (POSITION_VAL(Pin) * 4U)); } /** * @brief Configure gpio speed for a dedicated pin on dedicated port. * @note I/O speed can be Low, Medium or Fast speed. * @note Warning: only one pin can be passed as parameter. * @note Refer to datasheet for frequency specifications and the power * supply and load conditions for each speed. * @rmtoll CRL MODEy LL_GPIO_SetPinSpeed * @rmtoll CRH MODEy LL_GPIO_SetPinSpeed * @param GPIOx GPIO Port * @param Pin This parameter can be one of the following values: * @arg @ref LL_GPIO_PIN_0 * @arg @ref LL_GPIO_PIN_1 * @arg @ref LL_GPIO_PIN_2 * @arg @ref LL_GPIO_PIN_3 * @arg @ref LL_GPIO_PIN_4 * @arg @ref LL_GPIO_PIN_5 * @arg @ref LL_GPIO_PIN_6 * @arg @ref LL_GPIO_PIN_7 * @arg @ref LL_GPIO_PIN_8 * @arg @ref LL_GPIO_PIN_9 * @arg @ref LL_GPIO_PIN_10 * @arg @ref LL_GPIO_PIN_11 * @arg @ref LL_GPIO_PIN_12 * @arg @ref LL_GPIO_PIN_13 * @arg @ref LL_GPIO_PIN_14 * @arg @ref LL_GPIO_PIN_15 * @param Speed This parameter can be one of the following values: * @arg @ref LL_GPIO_SPEED_FREQ_LOW * @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM * @arg @ref LL_GPIO_SPEED_FREQ_HIGH * @retval None */ __STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Speed) { register uint32_t *pReg = (uint32_t *)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)); MODIFY_REG(*pReg, (GPIO_CRL_MODE0 << (POSITION_VAL(Pin) * 4U)), (Speed << (POSITION_VAL(Pin) * 4U))); } /** * @brief Return gpio speed for a dedicated pin on dedicated port. * @note I/O speed can be Low, Medium, Fast or High speed. * @note Warning: only one pin can be passed as parameter. * @note Refer to datasheet for frequency specifications and the power * supply and load conditions for each speed. * @rmtoll CRL MODEy LL_GPIO_GetPinSpeed * @rmtoll CRH MODEy LL_GPIO_GetPinSpeed * @param GPIOx GPIO Port * @param Pin This parameter can be one of the following values: * @arg @ref LL_GPIO_PIN_0 * @arg @ref LL_GPIO_PIN_1 * @arg @ref LL_GPIO_PIN_2 * @arg @ref LL_GPIO_PIN_3 * @arg @ref LL_GPIO_PIN_4 * @arg @ref LL_GPIO_PIN_5 * @arg @ref LL_GPIO_PIN_6 * @arg @ref LL_GPIO_PIN_7 * @arg @ref LL_GPIO_PIN_8 * @arg @ref LL_GPIO_PIN_9 * @arg @ref LL_GPIO_PIN_10 * @arg @ref LL_GPIO_PIN_11 * @arg @ref LL_GPIO_PIN_12 * @arg @ref LL_GPIO_PIN_13 * @arg @ref LL_GPIO_PIN_14 * @arg @ref LL_GPIO_PIN_15 * @retval Returned value can be one of the following values: * @arg @ref LL_GPIO_SPEED_FREQ_LOW * @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM * @arg @ref LL_GPIO_SPEED_FREQ_HIGH */ __STATIC_INLINE uint32_t LL_GPIO_GetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin) { register uint32_t *pReg = (uint32_t *)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)); return (READ_BIT(*pReg, (GPIO_CRL_MODE0 << (POSITION_VAL(Pin) * 4U))) >> (POSITION_VAL(Pin) * 4U)); } /** * @brief Configure gpio output type for several pins on dedicated port. * @note Output type as to be set when gpio pin is in output or * alternate modes. Possible type are Push-pull or Open-drain. * @rmtoll CRL MODEy LL_GPIO_SetPinOutputType * @rmtoll CRH MODEy LL_GPIO_SetPinOutputType * @param GPIOx GPIO Port * @param Pin This parameter can be a combination of the following values: * @arg @ref LL_GPIO_PIN_0 * @arg @ref LL_GPIO_PIN_1 * @arg @ref LL_GPIO_PIN_2 * @arg @ref LL_GPIO_PIN_3 * @arg @ref LL_GPIO_PIN_4 * @arg @ref LL_GPIO_PIN_5 * @arg @ref LL_GPIO_PIN_6 * @arg @ref LL_GPIO_PIN_7 * @arg @ref LL_GPIO_PIN_8 * @arg @ref LL_GPIO_PIN_9 * @arg @ref LL_GPIO_PIN_10 * @arg @ref LL_GPIO_PIN_11 * @arg @ref LL_GPIO_PIN_12 * @arg @ref LL_GPIO_PIN_13 * @arg @ref LL_GPIO_PIN_14 * @arg @ref LL_GPIO_PIN_15 * @arg @ref LL_GPIO_PIN_ALL * @param OutputType This parameter can be one of the following values: * @arg @ref LL_GPIO_OUTPUT_PUSHPULL * @arg @ref LL_GPIO_OUTPUT_OPENDRAIN * @retval None */ __STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t OutputType) { register uint32_t *pReg = (uint32_t *)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)); MODIFY_REG(*pReg, (GPIO_CRL_CNF0_0 << (POSITION_VAL(Pin) * 4U)), (OutputType << (POSITION_VAL(Pin) * 4U))); } /** * @brief Return gpio output type for several pins on dedicated port. * @note Output type as to be set when gpio pin is in output or * alternate modes. Possible type are Push-pull or Open-drain. * @note Warning: only one pin can be passed as parameter. * @rmtoll CRL MODEy LL_GPIO_GetPinOutputType * @rmtoll CRH MODEy LL_GPIO_GetPinOutputType * @param GPIOx GPIO Port * @param Pin This parameter can be one of the following values: * @arg @ref LL_GPIO_PIN_0 * @arg @ref LL_GPIO_PIN_1 * @arg @ref LL_GPIO_PIN_2 * @arg @ref LL_GPIO_PIN_3 * @arg @ref LL_GPIO_PIN_4 * @arg @ref LL_GPIO_PIN_5 * @arg @ref LL_GPIO_PIN_6 * @arg @ref LL_GPIO_PIN_7 * @arg @ref LL_GPIO_PIN_8 * @arg @ref LL_GPIO_PIN_9 * @arg @ref LL_GPIO_PIN_10 * @arg @ref LL_GPIO_PIN_11 * @arg @ref LL_GPIO_PIN_12 * @arg @ref LL_GPIO_PIN_13 * @arg @ref LL_GPIO_PIN_14 * @arg @ref LL_GPIO_PIN_15 * @arg @ref LL_GPIO_PIN_ALL * @retval Returned value can be one of the following values: * @arg @ref LL_GPIO_OUTPUT_PUSHPULL * @arg @ref LL_GPIO_OUTPUT_OPENDRAIN */ __STATIC_INLINE uint32_t LL_GPIO_GetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t Pin) { register uint32_t *pReg = (uint32_t *)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)); return (READ_BIT(*pReg, (GPIO_CRL_CNF0_0 << (POSITION_VAL(Pin) * 4U))) >> (POSITION_VAL(Pin) * 4U)); } /** * @brief Configure gpio pull-up or pull-down for a dedicated pin on a dedicated port. * @note Warning: only one pin can be passed as parameter. * @rmtoll ODR ODR LL_GPIO_SetPinPull * @param GPIOx GPIO Port * @param Pin This parameter can be one of the following values: * @arg @ref LL_GPIO_PIN_0 * @arg @ref LL_GPIO_PIN_1 * @arg @ref LL_GPIO_PIN_2 * @arg @ref LL_GPIO_PIN_3 * @arg @ref LL_GPIO_PIN_4 * @arg @ref LL_GPIO_PIN_5 * @arg @ref LL_GPIO_PIN_6 * @arg @ref LL_GPIO_PIN_7 * @arg @ref LL_GPIO_PIN_8 * @arg @ref LL_GPIO_PIN_9 * @arg @ref LL_GPIO_PIN_10 * @arg @ref LL_GPIO_PIN_11 * @arg @ref LL_GPIO_PIN_12 * @arg @ref LL_GPIO_PIN_13 * @arg @ref LL_GPIO_PIN_14 * @arg @ref LL_GPIO_PIN_15 * @param Pull This parameter can be one of the following values: * @arg @ref LL_GPIO_PULL_DOWN * @arg @ref LL_GPIO_PULL_UP * @retval None */ __STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull) { MODIFY_REG(GPIOx->ODR, (Pin >> GPIO_PIN_MASK_POS), Pull << (POSITION_VAL(Pin >> GPIO_PIN_MASK_POS))); } /** * @brief Return gpio pull-up or pull-down for a dedicated pin on a dedicated port * @note Warning: only one pin can be passed as parameter. * @rmtoll ODR ODR LL_GPIO_GetPinPull * @param GPIOx GPIO Port * @param Pin This parameter can be one of the following values: * @arg @ref LL_GPIO_PIN_0 * @arg @ref LL_GPIO_PIN_1 * @arg @ref LL_GPIO_PIN_2 * @arg @ref LL_GPIO_PIN_3 * @arg @ref LL_GPIO_PIN_4 * @arg @ref LL_GPIO_PIN_5 * @arg @ref LL_GPIO_PIN_6 * @arg @ref LL_GPIO_PIN_7 * @arg @ref LL_GPIO_PIN_8 * @arg @ref LL_GPIO_PIN_9 * @arg @ref LL_GPIO_PIN_10 * @arg @ref LL_GPIO_PIN_11 * @arg @ref LL_GPIO_PIN_12 * @arg @ref LL_GPIO_PIN_13 * @arg @ref LL_GPIO_PIN_14 * @arg @ref LL_GPIO_PIN_15 * @retval Returned value can be one of the following values: * @arg @ref LL_GPIO_PULL_DOWN * @arg @ref LL_GPIO_PULL_UP */ __STATIC_INLINE uint32_t LL_GPIO_GetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin) { return (READ_BIT(GPIOx->ODR, (GPIO_ODR_ODR0 << (POSITION_VAL(Pin >> GPIO_PIN_MASK_POS)))) >> (POSITION_VAL(Pin >> GPIO_PIN_MASK_POS))); } /** * @brief Lock configuration of several pins for a dedicated port. * @note When the lock sequence has been applied on a port bit, the * value of this port bit can no longer be modified until the * next reset. * @note Each lock bit freezes a specific configuration register * (control and alternate function registers). * @rmtoll LCKR LCKK LL_GPIO_LockPin * @param GPIOx GPIO Port * @param PinMask This parameter can be a combination of the following values: * @arg @ref LL_GPIO_PIN_0 * @arg @ref LL_GPIO_PIN_1 * @arg @ref LL_GPIO_PIN_2 * @arg @ref LL_GPIO_PIN_3 * @arg @ref LL_GPIO_PIN_4 * @arg @ref LL_GPIO_PIN_5 * @arg @ref LL_GPIO_PIN_6 * @arg @ref LL_GPIO_PIN_7 * @arg @ref LL_GPIO_PIN_8 * @arg @ref LL_GPIO_PIN_9 * @arg @ref LL_GPIO_PIN_10 * @arg @ref LL_GPIO_PIN_11 * @arg @ref LL_GPIO_PIN_12 * @arg @ref LL_GPIO_PIN_13 * @arg @ref LL_GPIO_PIN_14 * @arg @ref LL_GPIO_PIN_15 * @arg @ref LL_GPIO_PIN_ALL * @retval None */ __STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask) { __IO uint32_t temp; WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | ((PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU)); WRITE_REG(GPIOx->LCKR, ((PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU)); WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | ((PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU)); temp = READ_REG(GPIOx->LCKR); (void) temp; } /** * @brief Return 1 if all pins passed as parameter, of a dedicated port, are locked. else Return 0. * @rmtoll LCKR LCKy LL_GPIO_IsPinLocked * @param GPIOx GPIO Port * @param PinMask This parameter can be a combination of the following values: * @arg @ref LL_GPIO_PIN_0 * @arg @ref LL_GPIO_PIN_1 * @arg @ref LL_GPIO_PIN_2 * @arg @ref LL_GPIO_PIN_3 * @arg @ref LL_GPIO_PIN_4 * @arg @ref LL_GPIO_PIN_5 * @arg @ref LL_GPIO_PIN_6 * @arg @ref LL_GPIO_PIN_7 * @arg @ref LL_GPIO_PIN_8 * @arg @ref LL_GPIO_PIN_9 * @arg @ref LL_GPIO_PIN_10 * @arg @ref LL_GPIO_PIN_11 * @arg @ref LL_GPIO_PIN_12 * @arg @ref LL_GPIO_PIN_13 * @arg @ref LL_GPIO_PIN_14 * @arg @ref LL_GPIO_PIN_15 * @arg @ref LL_GPIO_PIN_ALL * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_GPIO_IsPinLocked(GPIO_TypeDef *GPIOx, uint32_t PinMask) { return (READ_BIT(GPIOx->LCKR, ((PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU)) == ((PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU)); } /** * @brief Return 1 if one of the pin of a dedicated port is locked. else return 0. * @rmtoll LCKR LCKK LL_GPIO_IsAnyPinLocked * @param GPIOx GPIO Port * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_GPIO_IsAnyPinLocked(GPIO_TypeDef *GPIOx) { return (READ_BIT(GPIOx->LCKR, GPIO_LCKR_LCKK) == (GPIO_LCKR_LCKK)); } /** * @} */ /** @defgroup GPIO_LL_EF_Data_Access Data Access * @{ */ /** * @brief Return full input data register value for a dedicated port. * @rmtoll IDR IDy LL_GPIO_ReadInputPort * @param GPIOx GPIO Port * @retval Input data register value of port */ __STATIC_INLINE uint32_t LL_GPIO_ReadInputPort(GPIO_TypeDef *GPIOx) { return (READ_REG(GPIOx->IDR)); } /** * @brief Return if input data level for several pins of dedicated port is high or low. * @rmtoll IDR IDy LL_GPIO_IsInputPinSet * @param GPIOx GPIO Port * @param PinMask This parameter can be a combination of the following values: * @arg @ref LL_GPIO_PIN_0 * @arg @ref LL_GPIO_PIN_1 * @arg @ref LL_GPIO_PIN_2 * @arg @ref LL_GPIO_PIN_3 * @arg @ref LL_GPIO_PIN_4 * @arg @ref LL_GPIO_PIN_5 * @arg @ref LL_GPIO_PIN_6 * @arg @ref LL_GPIO_PIN_7 * @arg @ref LL_GPIO_PIN_8 * @arg @ref LL_GPIO_PIN_9 * @arg @ref LL_GPIO_PIN_10 * @arg @ref LL_GPIO_PIN_11 * @arg @ref LL_GPIO_PIN_12 * @arg @ref LL_GPIO_PIN_13 * @arg @ref LL_GPIO_PIN_14 * @arg @ref LL_GPIO_PIN_15 * @arg @ref LL_GPIO_PIN_ALL * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask) { return (READ_BIT(GPIOx->IDR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU) == ((PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU)); } /** * @brief Write output data register for the port. * @rmtoll ODR ODy LL_GPIO_WriteOutputPort * @param GPIOx GPIO Port * @param PortValue Level value for each pin of the port * @retval None */ __STATIC_INLINE void LL_GPIO_WriteOutputPort(GPIO_TypeDef *GPIOx, uint32_t PortValue) { WRITE_REG(GPIOx->ODR, PortValue); } /** * @brief Return full output data register value for a dedicated port. * @rmtoll ODR ODy LL_GPIO_ReadOutputPort * @param GPIOx GPIO Port * @retval Output data register value of port */ __STATIC_INLINE uint32_t LL_GPIO_ReadOutputPort(GPIO_TypeDef *GPIOx) { return (uint32_t)(READ_REG(GPIOx->ODR)); } /** * @brief Return if input data level for several pins of dedicated port is high or low. * @rmtoll ODR ODy LL_GPIO_IsOutputPinSet * @param GPIOx GPIO Port * @param PinMask This parameter can be a combination of the following values: * @arg @ref LL_GPIO_PIN_0 * @arg @ref LL_GPIO_PIN_1 * @arg @ref LL_GPIO_PIN_2 * @arg @ref LL_GPIO_PIN_3 * @arg @ref LL_GPIO_PIN_4 * @arg @ref LL_GPIO_PIN_5 * @arg @ref LL_GPIO_PIN_6 * @arg @ref LL_GPIO_PIN_7 * @arg @ref LL_GPIO_PIN_8 * @arg @ref LL_GPIO_PIN_9 * @arg @ref LL_GPIO_PIN_10 * @arg @ref LL_GPIO_PIN_11 * @arg @ref LL_GPIO_PIN_12 * @arg @ref LL_GPIO_PIN_13 * @arg @ref LL_GPIO_PIN_14 * @arg @ref LL_GPIO_PIN_15 * @arg @ref LL_GPIO_PIN_ALL * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_GPIO_IsOutputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask) { return (READ_BIT(GPIOx->ODR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU) == ((PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU)); } /** * @brief Set several pins to high level on dedicated gpio port. * @rmtoll BSRR BSy LL_GPIO_SetOutputPin * @param GPIOx GPIO Port * @param PinMask This parameter can be a combination of the following values: * @arg @ref LL_GPIO_PIN_0 * @arg @ref LL_GPIO_PIN_1 * @arg @ref LL_GPIO_PIN_2 * @arg @ref LL_GPIO_PIN_3 * @arg @ref LL_GPIO_PIN_4 * @arg @ref LL_GPIO_PIN_5 * @arg @ref LL_GPIO_PIN_6 * @arg @ref LL_GPIO_PIN_7 * @arg @ref LL_GPIO_PIN_8 * @arg @ref LL_GPIO_PIN_9 * @arg @ref LL_GPIO_PIN_10 * @arg @ref LL_GPIO_PIN_11 * @arg @ref LL_GPIO_PIN_12 * @arg @ref LL_GPIO_PIN_13 * @arg @ref LL_GPIO_PIN_14 * @arg @ref LL_GPIO_PIN_15 * @arg @ref LL_GPIO_PIN_ALL * @retval None */ __STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask) { WRITE_REG(GPIOx->BSRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU); } /** * @brief Set several pins to low level on dedicated gpio port. * @rmtoll BRR BRy LL_GPIO_ResetOutputPin * @param GPIOx GPIO Port * @param PinMask This parameter can be a combination of the following values: * @arg @ref LL_GPIO_PIN_0 * @arg @ref LL_GPIO_PIN_1 * @arg @ref LL_GPIO_PIN_2 * @arg @ref LL_GPIO_PIN_3 * @arg @ref LL_GPIO_PIN_4 * @arg @ref LL_GPIO_PIN_5 * @arg @ref LL_GPIO_PIN_6 * @arg @ref LL_GPIO_PIN_7 * @arg @ref LL_GPIO_PIN_8 * @arg @ref LL_GPIO_PIN_9 * @arg @ref LL_GPIO_PIN_10 * @arg @ref LL_GPIO_PIN_11 * @arg @ref LL_GPIO_PIN_12 * @arg @ref LL_GPIO_PIN_13 * @arg @ref LL_GPIO_PIN_14 * @arg @ref LL_GPIO_PIN_15 * @arg @ref LL_GPIO_PIN_ALL * @retval None */ __STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask) { WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU); } /** * @brief Toggle data value for several pin of dedicated port. * @rmtoll ODR ODy LL_GPIO_TogglePin * @param GPIOx GPIO Port * @param PinMask This parameter can be a combination of the following values: * @arg @ref LL_GPIO_PIN_0 * @arg @ref LL_GPIO_PIN_1 * @arg @ref LL_GPIO_PIN_2 * @arg @ref LL_GPIO_PIN_3 * @arg @ref LL_GPIO_PIN_4 * @arg @ref LL_GPIO_PIN_5 * @arg @ref LL_GPIO_PIN_6 * @arg @ref LL_GPIO_PIN_7 * @arg @ref LL_GPIO_PIN_8 * @arg @ref LL_GPIO_PIN_9 * @arg @ref LL_GPIO_PIN_10 * @arg @ref LL_GPIO_PIN_11 * @arg @ref LL_GPIO_PIN_12 * @arg @ref LL_GPIO_PIN_13 * @arg @ref LL_GPIO_PIN_14 * @arg @ref LL_GPIO_PIN_15 * @arg @ref LL_GPIO_PIN_ALL * @retval None */ __STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask) { WRITE_REG(GPIOx->ODR, READ_REG(GPIOx->ODR) ^ ((PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU)); } /** * @} */ /** @defgroup GPIO_AF_REMAPPING Alternate Function Remapping * @brief This section propose definition to remap the alternate function to some other port/pins. * @{ */ /** * @brief Enable the remapping of SPI1 alternate function NSS, SCK, MISO and MOSI. * @rmtoll MAPR SPI1_REMAP LL_GPIO_AF_EnableRemap_SPI1 * @note ENABLE: Remap (NSS/PA15, SCK/PB3, MISO/PB4, MOSI/PB5) * @retval None */ __STATIC_INLINE void LL_GPIO_AF_EnableRemap_SPI1(void) { SET_BIT(AFIO->MAPR, AFIO_MAPR_SPI1_REMAP); } /** * @brief Disable the remapping of SPI1 alternate function NSS, SCK, MISO and MOSI. * @rmtoll MAPR SPI1_REMAP LL_GPIO_AF_DisableRemap_SPI1 * @note DISABLE: No remap (NSS/PA4, SCK/PA5, MISO/PA6, MOSI/PA7) * @retval None */ __STATIC_INLINE void LL_GPIO_AF_DisableRemap_SPI1(void) { CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_SPI1_REMAP); } /** * @brief Check if SPI1 has been remaped or not * @rmtoll MAPR SPI1_REMAP LL_GPIO_AF_IsEnabledRemap_SPI1 * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_GPIO_AF_IsEnabledRemap_SPI1(void) { return (READ_BIT(AFIO->MAPR, AFIO_MAPR_SPI1_REMAP) == (AFIO_MAPR_SPI1_REMAP)); } /** * @brief Enable the remapping of I2C1 alternate function SCL and SDA. * @rmtoll MAPR I2C1_REMAP LL_GPIO_AF_EnableRemap_I2C1 * @note ENABLE: Remap (SCL/PB8, SDA/PB9) * @retval None */ __STATIC_INLINE void LL_GPIO_AF_EnableRemap_I2C1(void) { SET_BIT(AFIO->MAPR, AFIO_MAPR_I2C1_REMAP); } /** * @brief Disable the remapping of I2C1 alternate function SCL and SDA. * @rmtoll MAPR I2C1_REMAP LL_GPIO_AF_DisableRemap_I2C1 * @note DISABLE: No remap (SCL/PB6, SDA/PB7) * @retval None */ __STATIC_INLINE void LL_GPIO_AF_DisableRemap_I2C1(void) { CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_I2C1_REMAP); } /** * @brief Check if I2C1 has been remaped or not * @rmtoll MAPR I2C1_REMAP LL_GPIO_AF_IsEnabledRemap_I2C1 * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_GPIO_AF_IsEnabledRemap_I2C1(void) { return (READ_BIT(AFIO->MAPR, AFIO_MAPR_I2C1_REMAP) == (AFIO_MAPR_I2C1_REMAP)); } /** * @brief Enable the remapping of USART1 alternate function TX and RX. * @rmtoll MAPR USART1_REMAP LL_GPIO_AF_EnableRemap_USART1 * @note ENABLE: Remap (TX/PB6, RX/PB7) * @retval None */ __STATIC_INLINE void LL_GPIO_AF_EnableRemap_USART1(void) { SET_BIT(AFIO->MAPR, AFIO_MAPR_USART1_REMAP); } /** * @brief Disable the remapping of USART1 alternate function TX and RX. * @rmtoll MAPR USART1_REMAP LL_GPIO_AF_DisableRemap_USART1 * @note DISABLE: No remap (TX/PA9, RX/PA10) * @retval None */ __STATIC_INLINE void LL_GPIO_AF_DisableRemap_USART1(void) { CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_USART1_REMAP); } /** * @brief Check if USART1 has been remaped or not * @rmtoll MAPR USART1_REMAP LL_GPIO_AF_IsEnabledRemap_USART1 * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_GPIO_AF_IsEnabledRemap_USART1(void) { return (READ_BIT(AFIO->MAPR, AFIO_MAPR_USART1_REMAP) == (AFIO_MAPR_USART1_REMAP)); } /** * @brief Enable the remapping of USART2 alternate function CTS, RTS, CK, TX and RX. * @rmtoll MAPR USART2_REMAP LL_GPIO_AF_EnableRemap_USART2 * @note ENABLE: Remap (CTS/PD3, RTS/PD4, TX/PD5, RX/PD6, CK/PD7) * @retval None */ __STATIC_INLINE void LL_GPIO_AF_EnableRemap_USART2(void) { SET_BIT(AFIO->MAPR, AFIO_MAPR_USART2_REMAP); } /** * @brief Disable the remapping of USART2 alternate function CTS, RTS, CK, TX and RX. * @rmtoll MAPR USART2_REMAP LL_GPIO_AF_DisableRemap_USART2 * @note DISABLE: No remap (CTS/PA0, RTS/PA1, TX/PA2, RX/PA3, CK/PA4) * @retval None */ __STATIC_INLINE void LL_GPIO_AF_DisableRemap_USART2(void) { CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_USART2_REMAP); } /** * @brief Check if USART2 has been remaped or not * @rmtoll MAPR USART2_REMAP LL_GPIO_AF_IsEnabledRemap_USART2 * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_GPIO_AF_IsEnabledRemap_USART2(void) { return (READ_BIT(AFIO->MAPR, AFIO_MAPR_USART2_REMAP) == (AFIO_MAPR_USART2_REMAP)); } #if defined (AFIO_MAPR_USART3_REMAP) /** * @brief Enable the remapping of USART3 alternate function CTS, RTS, CK, TX and RX. * @rmtoll MAPR USART3_REMAP LL_GPIO_AF_EnableRemap_USART3 * @note ENABLE: Full remap (TX/PD8, RX/PD9, CK/PD10, CTS/PD11, RTS/PD12) * @retval None */ __STATIC_INLINE void LL_GPIO_AF_EnableRemap_USART3(void) { CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_USART3_REMAP); SET_BIT(AFIO->MAPR, AFIO_MAPR_USART3_REMAP_FULLREMAP); } /** * @brief Enable the remapping of USART3 alternate function CTS, RTS, CK, TX and RX. * @rmtoll MAPR USART3_REMAP LL_GPIO_AF_RemapPartial_USART3 * @note PARTIAL: Partial remap (TX/PC10, RX/PC11, CK/PC12, CTS/PB13, RTS/PB14) * @retval None */ __STATIC_INLINE void LL_GPIO_AF_RemapPartial_USART3(void) { CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_USART3_REMAP); SET_BIT(AFIO->MAPR, AFIO_MAPR_USART3_REMAP_PARTIALREMAP); } /** * @brief Disable the remapping of USART3 alternate function CTS, RTS, CK, TX and RX. * @rmtoll MAPR USART3_REMAP LL_GPIO_AF_DisableRemap_USART3 * @note DISABLE: No remap (TX/PB10, RX/PB11, CK/PB12, CTS/PB13, RTS/PB14) * @retval None */ __STATIC_INLINE void LL_GPIO_AF_DisableRemap_USART3(void) { CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_USART3_REMAP); SET_BIT(AFIO->MAPR, AFIO_MAPR_USART3_REMAP_NOREMAP); } #endif /** * @brief Enable the remapping of TIM1 alternate function channels 1 to 4, 1N to 3N, external trigger (ETR) and Break input (BKIN) * @rmtoll MAPR TIM1_REMAP LL_GPIO_AF_EnableRemap_TIM1 * @note ENABLE: Full remap (ETR/PE7, CH1/PE9, CH2/PE11, CH3/PE13, CH4/PE14, BKIN/PE15, CH1N/PE8, CH2N/PE10, CH3N/PE12) * @retval None */ __STATIC_INLINE void LL_GPIO_AF_EnableRemap_TIM1(void) { CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_TIM1_REMAP); SET_BIT(AFIO->MAPR, AFIO_MAPR_TIM1_REMAP_FULLREMAP); } /** * @brief Enable the remapping of TIM1 alternate function channels 1 to 4, 1N to 3N, external trigger (ETR) and Break input (BKIN) * @rmtoll MAPR TIM1_REMAP LL_GPIO_AF_RemapPartial_TIM1 * @note PARTIAL: Partial remap (ETR/PA12, CH1/PA8, CH2/PA9, CH3/PA10, CH4/PA11, BKIN/PA6, CH1N/PA7, CH2N/PB0, CH3N/PB1) * @retval None */ __STATIC_INLINE void LL_GPIO_AF_RemapPartial_TIM1(void) { CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_TIM1_REMAP); SET_BIT(AFIO->MAPR, AFIO_MAPR_TIM1_REMAP_PARTIALREMAP); } /** * @brief Disable the remapping of TIM1 alternate function channels 1 to 4, 1N to 3N, external trigger (ETR) and Break input (BKIN) * @rmtoll MAPR TIM1_REMAP LL_GPIO_AF_DisableRemap_TIM1 * @note DISABLE: No remap (ETR/PA12, CH1/PA8, CH2/PA9, CH3/PA10, CH4/PA11, BKIN/PB12, CH1N/PB13, CH2N/PB14, CH3N/PB15) * @retval None */ __STATIC_INLINE void LL_GPIO_AF_DisableRemap_TIM1(void) { CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_TIM1_REMAP); SET_BIT(AFIO->MAPR, AFIO_MAPR_TIM1_REMAP_NOREMAP); } /** * @brief Enable the remapping of TIM2 alternate function channels 1 to 4 and external trigger (ETR) * @rmtoll MAPR TIM2_REMAP LL_GPIO_AF_EnableRemap_TIM2 * @note ENABLE: Full remap (CH1/ETR/PA15, CH2/PB3, CH3/PB10, CH4/PB11) * @retval None */ __STATIC_INLINE void LL_GPIO_AF_EnableRemap_TIM2(void) { CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_TIM2_REMAP); SET_BIT(AFIO->MAPR, AFIO_MAPR_TIM2_REMAP_FULLREMAP); } /** * @brief Enable the remapping of TIM2 alternate function channels 1 to 4 and external trigger (ETR) * @rmtoll MAPR TIM2_REMAP LL_GPIO_AF_RemapPartial2_TIM2 * @note PARTIAL_2: Partial remap (CH1/ETR/PA0, CH2/PA1, CH3/PB10, CH4/PB11) * @retval None */ __STATIC_INLINE void LL_GPIO_AF_RemapPartial2_TIM2(void) { CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_TIM2_REMAP); SET_BIT(AFIO->MAPR, AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2); } /** * @brief Enable the remapping of TIM2 alternate function channels 1 to 4 and external trigger (ETR) * @rmtoll MAPR TIM2_REMAP LL_GPIO_AF_RemapPartial1_TIM2 * @note PARTIAL_1: Partial remap (CH1/ETR/PA15, CH2/PB3, CH3/PA2, CH4/PA3) * @retval None */ __STATIC_INLINE void LL_GPIO_AF_RemapPartial1_TIM2(void) { CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_TIM2_REMAP); SET_BIT(AFIO->MAPR, AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1); } /** * @brief Disable the remapping of TIM2 alternate function channels 1 to 4 and external trigger (ETR) * @rmtoll MAPR TIM2_REMAP LL_GPIO_AF_DisableRemap_TIM2 * @note DISABLE: No remap (CH1/ETR/PA0, CH2/PA1, CH3/PA2, CH4/PA3) * @retval None */ __STATIC_INLINE void LL_GPIO_AF_DisableRemap_TIM2(void) { CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_TIM2_REMAP); SET_BIT(AFIO->MAPR, AFIO_MAPR_TIM2_REMAP_NOREMAP); } /** * @brief Enable the remapping of TIM3 alternate function channels 1 to 4 * @rmtoll MAPR TIM3_REMAP LL_GPIO_AF_EnableRemap_TIM3 * @note ENABLE: Full remap (CH1/PC6, CH2/PC7, CH3/PC8, CH4/PC9) * @note TIM3_ETR on PE0 is not re-mapped. * @retval None */ __STATIC_INLINE void LL_GPIO_AF_EnableRemap_TIM3(void) { CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_TIM3_REMAP); SET_BIT(AFIO->MAPR, AFIO_MAPR_TIM3_REMAP_FULLREMAP); } /** * @brief Enable the remapping of TIM3 alternate function channels 1 to 4 * @rmtoll MAPR TIM3_REMAP LL_GPIO_AF_RemapPartial_TIM3 * @note PARTIAL: Partial remap (CH1/PB4, CH2/PB5, CH3/PB0, CH4/PB1) * @note TIM3_ETR on PE0 is not re-mapped. * @retval None */ __STATIC_INLINE void LL_GPIO_AF_RemapPartial_TIM3(void) { CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_TIM3_REMAP); SET_BIT(AFIO->MAPR, AFIO_MAPR_TIM3_REMAP_PARTIALREMAP); } /** * @brief Disable the remapping of TIM3 alternate function channels 1 to 4 * @rmtoll MAPR TIM3_REMAP LL_GPIO_AF_DisableRemap_TIM3 * @note DISABLE: No remap (CH1/PA6, CH2/PA7, CH3/PB0, CH4/PB1) * @note TIM3_ETR on PE0 is not re-mapped. * @retval None */ __STATIC_INLINE void LL_GPIO_AF_DisableRemap_TIM3(void) { CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_TIM3_REMAP); SET_BIT(AFIO->MAPR, AFIO_MAPR_TIM3_REMAP_NOREMAP); } #if defined(AFIO_MAPR_TIM4_REMAP) /** * @brief Enable the remapping of TIM4 alternate function channels 1 to 4. * @rmtoll MAPR TIM4_REMAP LL_GPIO_AF_EnableRemap_TIM4 * @note ENABLE: Full remap (TIM4_CH1/PD12, TIM4_CH2/PD13, TIM4_CH3/PD14, TIM4_CH4/PD15) * @note TIM4_ETR on PE0 is not re-mapped. * @retval None */ __STATIC_INLINE void LL_GPIO_AF_EnableRemap_TIM4(void) { SET_BIT(AFIO->MAPR, AFIO_MAPR_TIM4_REMAP); } /** * @brief Disable the remapping of TIM4 alternate function channels 1 to 4. * @rmtoll MAPR TIM4_REMAP LL_GPIO_AF_DisableRemap_TIM4 * @note DISABLE: No remap (TIM4_CH1/PB6, TIM4_CH2/PB7, TIM4_CH3/PB8, TIM4_CH4/PB9) * @note TIM4_ETR on PE0 is not re-mapped. * @retval None */ __STATIC_INLINE void LL_GPIO_AF_DisableRemap_TIM4(void) { CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_TIM4_REMAP); } /** * @brief Check if TIM4 has been remaped or not * @rmtoll MAPR TIM4_REMAP LL_GPIO_AF_IsEnabledRemap_TIM4 * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_GPIO_AF_IsEnabledRemap_TIM4(void) { return (READ_BIT(AFIO->MAPR, AFIO_MAPR_TIM4_REMAP) == (AFIO_MAPR_TIM4_REMAP)); } #endif #if defined(AFIO_MAPR_CAN_REMAP_REMAP1) /** * @brief Enable or disable the remapping of CAN alternate function CAN_RX and CAN_TX in devices with a single CAN interface. * @rmtoll MAPR CAN_REMAP LL_GPIO_AF_RemapPartial1_CAN1 * @note CASE 1: CAN_RX mapped to PA11, CAN_TX mapped to PA12 * @retval None */ __STATIC_INLINE void LL_GPIO_AF_RemapPartial1_CAN1(void) { CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_CAN_REMAP); SET_BIT(AFIO->MAPR, AFIO_MAPR_CAN_REMAP_REMAP1); } /** * @brief Enable or disable the remapping of CAN alternate function CAN_RX and CAN_TX in devices with a single CAN interface. * @rmtoll MAPR CAN_REMAP LL_GPIO_AF_RemapPartial2_CAN1 * @note CASE 2: CAN_RX mapped to PB8, CAN_TX mapped to PB9 (not available on 36-pin package) * @retval None */ __STATIC_INLINE void LL_GPIO_AF_RemapPartial2_CAN1(void) { CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_CAN_REMAP); SET_BIT(AFIO->MAPR, AFIO_MAPR_CAN_REMAP_REMAP2); } /** * @brief Enable or disable the remapping of CAN alternate function CAN_RX and CAN_TX in devices with a single CAN interface. * @rmtoll MAPR CAN_REMAP LL_GPIO_AF_RemapPartial3_CAN1 * @note CASE 3: CAN_RX mapped to PD0, CAN_TX mapped to PD1 * @retval None */ __STATIC_INLINE void LL_GPIO_AF_RemapPartial3_CAN1(void) { CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_CAN_REMAP); SET_BIT(AFIO->MAPR, AFIO_MAPR_CAN_REMAP_REMAP3); } #endif /** * @brief Enable the remapping of PD0 and PD1. When the HSE oscillator is not used * (application running on internal 8 MHz RC) PD0 and PD1 can be mapped on OSC_IN and * OSC_OUT. This is available only on 36, 48 and 64 pins packages (PD0 and PD1 are available * on 100-pin and 144-pin packages, no need for remapping). * @rmtoll MAPR PD01_REMAP LL_GPIO_AF_EnableRemap_PD01 * @note ENABLE: PD0 remapped on OSC_IN, PD1 remapped on OSC_OUT. * @retval None */ __STATIC_INLINE void LL_GPIO_AF_EnableRemap_PD01(void) { SET_BIT(AFIO->MAPR, AFIO_MAPR_PD01_REMAP); } /** * @brief Disable the remapping of PD0 and PD1. When the HSE oscillator is not used * (application running on internal 8 MHz RC) PD0 and PD1 can be mapped on OSC_IN and * OSC_OUT. This is available only on 36, 48 and 64 pins packages (PD0 and PD1 are available * on 100-pin and 144-pin packages, no need for remapping). * @rmtoll MAPR PD01_REMAP LL_GPIO_AF_DisableRemap_PD01 * @note DISABLE: No remapping of PD0 and PD1 * @retval None */ __STATIC_INLINE void LL_GPIO_AF_DisableRemap_PD01(void) { CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_PD01_REMAP); } /** * @brief Check if PD01 has been remaped or not * @rmtoll MAPR PD01_REMAP LL_GPIO_AF_IsEnabledRemap_PD01 * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_GPIO_AF_IsEnabledRemap_PD01(void) { return (READ_BIT(AFIO->MAPR, AFIO_MAPR_PD01_REMAP) == (AFIO_MAPR_PD01_REMAP)); } #if defined(AFIO_MAPR_TIM5CH4_IREMAP) /** * @brief Enable the remapping of TIM5CH4. * @rmtoll MAPR TIM5CH4_IREMAP LL_GPIO_AF_EnableRemap_TIM5CH4 * @note ENABLE: LSI internal clock is connected to TIM5_CH4 input for calibration purpose. * @note This function is available only in high density value line devices. * @retval None */ __STATIC_INLINE void LL_GPIO_AF_EnableRemap_TIM5CH4(void) { SET_BIT(AFIO->MAPR, AFIO_MAPR_TIM5CH4_IREMAP); } /** * @brief Disable the remapping of TIM5CH4. * @rmtoll MAPR TIM5CH4_IREMAP LL_GPIO_AF_DisableRemap_TIM5CH4 * @note DISABLE: TIM5_CH4 is connected to PA3 * @note This function is available only in high density value line devices. * @retval None */ __STATIC_INLINE void LL_GPIO_AF_DisableRemap_TIM5CH4(void) { CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_TIM5CH4_IREMAP); } /** * @brief Check if TIM5CH4 has been remaped or not * @rmtoll MAPR TIM5CH4_IREMAP LL_GPIO_AF_IsEnabledRemap_TIM5CH4 * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_GPIO_AF_IsEnabledRemap_TIM5CH4(void) { return (READ_BIT(AFIO->MAPR, AFIO_MAPR_TIM5CH4_IREMAP) == (AFIO_MAPR_TIM5CH4_IREMAP)); } #endif #if defined(AFIO_MAPR_ETH_REMAP) /** * @brief Enable the remapping of Ethernet MAC connections with the PHY. * @rmtoll MAPR ETH_REMAP LL_GPIO_AF_EnableRemap_ETH * @note ENABLE: Remap (RX_DV-CRS_DV/PD8, RXD0/PD9, RXD1/PD10, RXD2/PD11, RXD3/PD12) * @note This bit is available only in connectivity line devices and is reserved otherwise. * @retval None */ __STATIC_INLINE void LL_GPIO_AF_EnableRemap_ETH(void) { SET_BIT(AFIO->MAPR, AFIO_MAPR_ETH_REMAP); } /** * @brief Disable the remapping of Ethernet MAC connections with the PHY. * @rmtoll MAPR ETH_REMAP LL_GPIO_AF_DisableRemap_ETH * @note DISABLE: No remap (RX_DV-CRS_DV/PA7, RXD0/PC4, RXD1/PC5, RXD2/PB0, RXD3/PB1) * @note This bit is available only in connectivity line devices and is reserved otherwise. * @retval None */ __STATIC_INLINE void LL_GPIO_AF_DisableRemap_ETH(void) { CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_ETH_REMAP); } /** * @brief Check if ETH has been remaped or not * @rmtoll MAPR ETH_REMAP LL_GPIO_AF_IsEnabledRemap_ETH * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_GPIO_AF_IsEnabledRemap_ETH(void) { return (READ_BIT(AFIO->MAPR, AFIO_MAPR_ETH_REMAP) == (AFIO_MAPR_ETH_REMAP)); } #endif #if defined(AFIO_MAPR_CAN2_REMAP) /** * @brief Enable the remapping of CAN2 alternate function CAN2_RX and CAN2_TX. * @rmtoll MAPR CAN2_REMAP LL_GPIO_AF_EnableRemap_CAN2 * @note ENABLE: Remap (CAN2_RX/PB5, CAN2_TX/PB6) * @note This bit is available only in connectivity line devices and is reserved otherwise. * @retval None */ __STATIC_INLINE void LL_GPIO_AF_EnableRemap_CAN2(void) { SET_BIT(AFIO->MAPR, AFIO_MAPR_CAN2_REMAP); } /** * @brief Disable the remapping of CAN2 alternate function CAN2_RX and CAN2_TX. * @rmtoll MAPR CAN2_REMAP LL_GPIO_AF_DisableRemap_CAN2 * @note DISABLE: No remap (CAN2_RX/PB12, CAN2_TX/PB13) * @note This bit is available only in connectivity line devices and is reserved otherwise. * @retval None */ __STATIC_INLINE void LL_GPIO_AF_DisableRemap_CAN2(void) { CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_CAN2_REMAP); } /** * @brief Check if CAN2 has been remaped or not * @rmtoll MAPR CAN2_REMAP LL_GPIO_AF_IsEnabledRemap_CAN2 * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_GPIO_AF_IsEnabledRemap_CAN2(void) { return (READ_BIT(AFIO->MAPR, AFIO_MAPR_CAN2_REMAP) == (AFIO_MAPR_CAN2_REMAP)); } #endif #if defined(AFIO_MAPR_MII_RMII_SEL) /** * @brief Configures the Ethernet MAC internally for use with an external MII or RMII PHY. * @rmtoll MAPR MII_RMII_SEL LL_GPIO_AF_Select_ETH_RMII * @note ETH_RMII: Configure Ethernet MAC for connection with an RMII PHY * @note This bit is available only in connectivity line devices and is reserved otherwise. * @retval None */ __STATIC_INLINE void LL_GPIO_AF_Select_ETH_RMII(void) { SET_BIT(AFIO->MAPR, AFIO_MAPR_MII_RMII_SEL); } /** * @brief Configures the Ethernet MAC internally for use with an external MII or RMII PHY. * @rmtoll MAPR MII_RMII_SEL LL_GPIO_AF_Select_ETH_MII * @note ETH_MII: Configure Ethernet MAC for connection with an MII PHY * @note This bit is available only in connectivity line devices and is reserved otherwise. * @retval None */ __STATIC_INLINE void LL_GPIO_AF_Select_ETH_MII(void) { CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_MII_RMII_SEL); } #endif #if defined(AFIO_MAPR_ADC1_ETRGINJ_REMAP) /** * @brief Enable the remapping of ADC1_ETRGINJ (ADC 1 External trigger injected conversion). * @rmtoll MAPR ADC1_ETRGINJ_REMAP LL_GPIO_AF_EnableRemap_ADC1_ETRGINJ * @note ENABLE: ADC1 External Event injected conversion is connected to TIM8 Channel4. * @retval None */ __STATIC_INLINE void LL_GPIO_AF_EnableRemap_ADC1_ETRGINJ(void) { SET_BIT(AFIO->MAPR, AFIO_MAPR_ADC1_ETRGINJ_REMAP); } /** * @brief Disable the remapping of ADC1_ETRGINJ (ADC 1 External trigger injected conversion). * @rmtoll MAPR ADC1_ETRGINJ_REMAP LL_GPIO_AF_DisableRemap_ADC1_ETRGINJ * @note DISABLE: ADC1 External trigger injected conversion is connected to EXTI15 * @retval None */ __STATIC_INLINE void LL_GPIO_AF_DisableRemap_ADC1_ETRGINJ(void) { CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_ADC1_ETRGINJ_REMAP); } /** * @brief Check if ADC1_ETRGINJ has been remaped or not * @rmtoll MAPR ADC1_ETRGINJ_REMAP LL_GPIO_AF_IsEnabledRemap_ADC1_ETRGINJ * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_GPIO_AF_IsEnabledRemap_ADC1_ETRGINJ(void) { return (READ_BIT(AFIO->MAPR, AFIO_MAPR_ADC1_ETRGINJ_REMAP) == (AFIO_MAPR_ADC1_ETRGINJ_REMAP)); } #endif #if defined(AFIO_MAPR_ADC1_ETRGREG_REMAP) /** * @brief Enable the remapping of ADC1_ETRGREG (ADC 1 External trigger regular conversion). * @rmtoll MAPR ADC1_ETRGREG_REMAP LL_GPIO_AF_EnableRemap_ADC1_ETRGREG * @note ENABLE: ADC1 External Event regular conversion is connected to TIM8 TRG0. * @retval None */ __STATIC_INLINE void LL_GPIO_AF_EnableRemap_ADC1_ETRGREG(void) { SET_BIT(AFIO->MAPR, AFIO_MAPR_ADC1_ETRGREG_REMAP); } /** * @brief Disable the remapping of ADC1_ETRGREG (ADC 1 External trigger regular conversion). * @rmtoll MAPR ADC1_ETRGREG_REMAP LL_GPIO_AF_DisableRemap_ADC1_ETRGREG * @note DISABLE: ADC1 External trigger regular conversion is connected to EXTI11 * @retval None */ __STATIC_INLINE void LL_GPIO_AF_DisableRemap_ADC1_ETRGREG(void) { CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_ADC1_ETRGREG_REMAP); } /** * @brief Check if ADC1_ETRGREG has been remaped or not * @rmtoll MAPR ADC1_ETRGREG_REMAP LL_GPIO_AF_IsEnabledRemap_ADC1_ETRGREG * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_GPIO_AF_IsEnabledRemap_ADC1_ETRGREG(void) { return (READ_BIT(AFIO->MAPR, AFIO_MAPR_ADC1_ETRGREG_REMAP) == (AFIO_MAPR_ADC1_ETRGREG_REMAP)); } #endif #if defined(AFIO_MAPR_ADC2_ETRGINJ_REMAP) /** * @brief Enable the remapping of ADC2_ETRGREG (ADC 2 External trigger injected conversion). * @rmtoll MAPR ADC2_ETRGINJ_REMAP LL_GPIO_AF_EnableRemap_ADC2_ETRGINJ * @note ENABLE: ADC2 External Event injected conversion is connected to TIM8 Channel4. * @retval None */ __STATIC_INLINE void LL_GPIO_AF_EnableRemap_ADC2_ETRGINJ(void) { SET_BIT(AFIO->MAPR, AFIO_MAPR_ADC2_ETRGINJ_REMAP); } /** * @brief Disable the remapping of ADC2_ETRGREG (ADC 2 External trigger injected conversion). * @rmtoll MAPR ADC2_ETRGINJ_REMAP LL_GPIO_AF_DisableRemap_ADC2_ETRGINJ * @note DISABLE: ADC2 External trigger injected conversion is connected to EXTI15 * @retval None */ __STATIC_INLINE void LL_GPIO_AF_DisableRemap_ADC2_ETRGINJ(void) { CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_ADC2_ETRGINJ_REMAP); } /** * @brief Check if ADC2_ETRGINJ has been remaped or not * @rmtoll MAPR ADC2_ETRGINJ_REMAP LL_GPIO_AF_IsEnabledRemap_ADC2_ETRGINJ * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_GPIO_AF_IsEnabledRemap_ADC2_ETRGINJ(void) { return (READ_BIT(AFIO->MAPR, AFIO_MAPR_ADC2_ETRGINJ_REMAP) == (AFIO_MAPR_ADC2_ETRGINJ_REMAP)); } #endif #if defined (AFIO_MAPR_ADC2_ETRGREG_REMAP) /** * @brief Enable the remapping of ADC2_ETRGREG (ADC 2 External trigger regular conversion). * @rmtoll MAPR ADC2_ETRGREG_REMAP LL_GPIO_AF_EnableRemap_ADC2_ETRGREG * @note ENABLE: ADC2 External Event regular conversion is connected to TIM8 TRG0. * @retval None */ __STATIC_INLINE void LL_GPIO_AF_EnableRemap_ADC2_ETRGREG(void) { SET_BIT(AFIO->MAPR, AFIO_MAPR_ADC2_ETRGREG_REMAP); } /** * @brief Disable the remapping of ADC2_ETRGREG (ADC 2 External trigger regular conversion). * @rmtoll MAPR ADC2_ETRGREG_REMAP LL_GPIO_AF_DisableRemap_ADC2_ETRGREG * @note DISABLE: ADC2 External trigger regular conversion is connected to EXTI11 * @retval None */ __STATIC_INLINE void LL_GPIO_AF_DisableRemap_ADC2_ETRGREG(void) { CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_ADC2_ETRGREG_REMAP); } /** * @brief Check if ADC2_ETRGREG has been remaped or not * @rmtoll MAPR ADC2_ETRGREG_REMAP LL_GPIO_AF_IsEnabledRemap_ADC2_ETRGREG * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_GPIO_AF_IsEnabledRemap_ADC2_ETRGREG(void) { return (READ_BIT(AFIO->MAPR, AFIO_MAPR_ADC2_ETRGREG_REMAP) == (AFIO_MAPR_ADC2_ETRGREG_REMAP)); } #endif /** * @brief Enable the Serial wire JTAG configuration * @rmtoll MAPR SWJ_CFG LL_GPIO_AF_EnableRemap_SWJ * @note ENABLE: Full SWJ (JTAG-DP + SW-DP): Reset State * @retval None */ __STATIC_INLINE void LL_GPIO_AF_EnableRemap_SWJ(void) { CLEAR_BIT(AFIO->MAPR,AFIO_MAPR_SWJ_CFG); SET_BIT(AFIO->MAPR, AFIO_MAPR_SWJ_CFG_RESET); } /** * @brief Enable the Serial wire JTAG configuration * @rmtoll MAPR SWJ_CFG LL_GPIO_AF_Remap_SWJ_NONJTRST * @note NONJTRST: Full SWJ (JTAG-DP + SW-DP) but without NJTRST * @retval None */ __STATIC_INLINE void LL_GPIO_AF_Remap_SWJ_NONJTRST(void) { CLEAR_BIT(AFIO->MAPR,AFIO_MAPR_SWJ_CFG); SET_BIT(AFIO->MAPR, AFIO_MAPR_SWJ_CFG_NOJNTRST); } /** * @brief Enable the Serial wire JTAG configuration * @rmtoll MAPR SWJ_CFG LL_GPIO_AF_Remap_SWJ_NOJTAG * @note NOJTAG: JTAG-DP Disabled and SW-DP Enabled * @retval None */ __STATIC_INLINE void LL_GPIO_AF_Remap_SWJ_NOJTAG(void) { CLEAR_BIT(AFIO->MAPR,AFIO_MAPR_SWJ_CFG); SET_BIT(AFIO->MAPR, AFIO_MAPR_SWJ_CFG_JTAGDISABLE); } /** * @brief Disable the Serial wire JTAG configuration * @rmtoll MAPR SWJ_CFG LL_GPIO_AF_DisableRemap_SWJ * @note DISABLE: JTAG-DP Disabled and SW-DP Disabled * @retval None */ __STATIC_INLINE void LL_GPIO_AF_DisableRemap_SWJ(void) { CLEAR_BIT(AFIO->MAPR,AFIO_MAPR_SWJ_CFG); SET_BIT(AFIO->MAPR, AFIO_MAPR_SWJ_CFG_DISABLE); } #if defined(AFIO_MAPR_SPI3_REMAP) /** * @brief Enable the remapping of SPI3 alternate functions SPI3_NSS/I2S3_WS, SPI3_SCK/I2S3_CK, SPI3_MISO, SPI3_MOSI/I2S3_SD. * @rmtoll MAPR SPI3_REMAP LL_GPIO_AF_EnableRemap_SPI3 * @note ENABLE: Remap (SPI3_NSS-I2S3_WS/PA4, SPI3_SCK-I2S3_CK/PC10, SPI3_MISO/PC11, SPI3_MOSI-I2S3_SD/PC12) * @note This bit is available only in connectivity line devices and is reserved otherwise. * @retval None */ __STATIC_INLINE void LL_GPIO_AF_EnableRemap_SPI3(void) { SET_BIT(AFIO->MAPR, AFIO_MAPR_SPI3_REMAP); } /** * @brief Disable the remapping of SPI3 alternate functions SPI3_NSS/I2S3_WS, SPI3_SCK/I2S3_CK, SPI3_MISO, SPI3_MOSI/I2S3_SD. * @rmtoll MAPR SPI3_REMAP LL_GPIO_AF_DisableRemap_SPI3 * @note DISABLE: No remap (SPI3_NSS-I2S3_WS/PA15, SPI3_SCK-I2S3_CK/PB3, SPI3_MISO/PB4, SPI3_MOSI-I2S3_SD/PB5). * @note This bit is available only in connectivity line devices and is reserved otherwise. * @retval None */ __STATIC_INLINE void LL_GPIO_AF_DisableRemap_SPI3(void) { CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_SPI3_REMAP); } /** * @brief Check if SPI3 has been remaped or not * @rmtoll MAPR SPI3_REMAP LL_GPIO_AF_IsEnabledRemap_SPI3_REMAP * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_GPIO_AF_IsEnabledRemap_SPI3(void) { return (READ_BIT(AFIO->MAPR, AFIO_MAPR_SPI3_REMAP) == (AFIO_MAPR_SPI3_REMAP)); } #endif #if defined(AFIO_MAPR_TIM2ITR1_IREMAP) /** * @brief Control of TIM2_ITR1 internal mapping. * @rmtoll MAPR TIM2ITR1_IREMAP LL_GPIO_AF_Remap_TIM2ITR1_TO_USB * @note TO_USB: Connect USB OTG SOF (Start of Frame) output to TIM2_ITR1 for calibration purposes. * @note This bit is available only in connectivity line devices and is reserved otherwise. * @retval None */ __STATIC_INLINE void LL_GPIO_AF_Remap_TIM2ITR1_TO_USB(void) { SET_BIT(AFIO->MAPR, AFIO_MAPR_TIM2ITR1_IREMAP); } /** * @brief Control of TIM2_ITR1 internal mapping. * @rmtoll MAPR TIM2ITR1_IREMAP LL_GPIO_AF_Remap_TIM2ITR1_TO_ETH * @note TO_ETH: Connect TIM2_ITR1 internally to the Ethernet PTP output for calibration purposes. * @note This bit is available only in connectivity line devices and is reserved otherwise. * @retval None */ __STATIC_INLINE void LL_GPIO_AF_Remap_TIM2ITR1_TO_ETH(void) { CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_TIM2ITR1_IREMAP); } #endif #if defined(AFIO_MAPR_PTP_PPS_REMAP) /** * @brief Enable the remapping of ADC2_ETRGREG (ADC 2 External trigger regular conversion). * @rmtoll MAPR PTP_PPS_REMAP LL_GPIO_AF_EnableRemap_ETH_PTP_PPS * @note ENABLE: PTP_PPS is output on PB5 pin. * @note This bit is available only in connectivity line devices and is reserved otherwise. * @retval None */ __STATIC_INLINE void LL_GPIO_AF_EnableRemap_ETH_PTP_PPS(void) { SET_BIT(AFIO->MAPR, AFIO_MAPR_PTP_PPS_REMAP); } /** * @brief Disable the remapping of ADC2_ETRGREG (ADC 2 External trigger regular conversion). * @rmtoll MAPR PTP_PPS_REMAP LL_GPIO_AF_DisableRemap_ETH_PTP_PPS * @note DISABLE: PTP_PPS not output on PB5 pin. * @note This bit is available only in connectivity line devices and is reserved otherwise. * @retval None */ __STATIC_INLINE void LL_GPIO_AF_DisableRemap_ETH_PTP_PPS(void) { CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_PTP_PPS_REMAP); } #endif #if defined(AFIO_MAPR2_TIM9_REMAP) /** * @brief Enable the remapping of TIM9_CH1 and TIM9_CH2. * @rmtoll MAPR2 TIM9_REMAP LL_GPIO_AF_EnableRemap_TIM9 * @note ENABLE: Remap (TIM9_CH1 on PE5 and TIM9_CH2 on PE6). * @retval None */ __STATIC_INLINE void LL_GPIO_AF_EnableRemap_TIM9(void) { SET_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM9_REMAP); } /** * @brief Disable the remapping of TIM9_CH1 and TIM9_CH2. * @rmtoll MAPR2 TIM9_REMAP LL_GPIO_AF_DisableRemap_TIM9 * @note DISABLE: No remap (TIM9_CH1 on PA2 and TIM9_CH2 on PA3). * @retval None */ __STATIC_INLINE void LL_GPIO_AF_DisableRemap_TIM9(void) { CLEAR_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM9_REMAP); } /** * @brief Check if TIM9_CH1 and TIM9_CH2 have been remaped or not * @rmtoll MAPR2 TIM9_REMAP LL_GPIO_AF_IsEnabledRemap_TIM9 * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_GPIO_AF_IsEnabledRemap_TIM9(void) { return (READ_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM9_REMAP) == (AFIO_MAPR2_TIM9_REMAP)); } #endif #if defined(AFIO_MAPR2_TIM10_REMAP) /** * @brief Enable the remapping of TIM10_CH1. * @rmtoll MAPR2 TIM10_REMAP LL_GPIO_AF_EnableRemap_TIM10 * @note ENABLE: Remap (TIM10_CH1 on PF6). * @retval None */ __STATIC_INLINE void LL_GPIO_AF_EnableRemap_TIM10(void) { SET_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM10_REMAP); } /** * @brief Disable the remapping of TIM10_CH1. * @rmtoll MAPR2 TIM10_REMAP LL_GPIO_AF_DisableRemap_TIM10 * @note DISABLE: No remap (TIM10_CH1 on PB8). * @retval None */ __STATIC_INLINE void LL_GPIO_AF_DisableRemap_TIM10(void) { CLEAR_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM10_REMAP); } /** * @brief Check if TIM10_CH1 has been remaped or not * @rmtoll MAPR2 TIM10_REMAP LL_GPIO_AF_IsEnabledRemap_TIM10 * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_GPIO_AF_IsEnabledRemap_TIM10(void) { return (READ_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM10_REMAP) == (AFIO_MAPR2_TIM10_REMAP)); } #endif #if defined(AFIO_MAPR2_TIM11_REMAP) /** * @brief Enable the remapping of TIM11_CH1. * @rmtoll MAPR2 TIM11_REMAP LL_GPIO_AF_EnableRemap_TIM11 * @note ENABLE: Remap (TIM11_CH1 on PF7). * @retval None */ __STATIC_INLINE void LL_GPIO_AF_EnableRemap_TIM11(void) { SET_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM11_REMAP); } /** * @brief Disable the remapping of TIM11_CH1. * @rmtoll MAPR2 TIM11_REMAP LL_GPIO_AF_DisableRemap_TIM11 * @note DISABLE: No remap (TIM11_CH1 on PB9). * @retval None */ __STATIC_INLINE void LL_GPIO_AF_DisableRemap_TIM11(void) { CLEAR_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM11_REMAP); } /** * @brief Check if TIM11_CH1 has been remaped or not * @rmtoll MAPR2 TIM11_REMAP LL_GPIO_AF_IsEnabledRemap_TIM11 * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_GPIO_AF_IsEnabledRemap_TIM11(void) { return (READ_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM11_REMAP) == (AFIO_MAPR2_TIM11_REMAP)); } #endif #if defined(AFIO_MAPR2_TIM13_REMAP) /** * @brief Enable the remapping of TIM13_CH1. * @rmtoll MAPR2 TIM13_REMAP LL_GPIO_AF_EnableRemap_TIM13 * @note ENABLE: Remap STM32F100:(TIM13_CH1 on PF8). Others:(TIM13_CH1 on PB0). * @retval None */ __STATIC_INLINE void LL_GPIO_AF_EnableRemap_TIM13(void) { SET_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM13_REMAP); } /** * @brief Disable the remapping of TIM13_CH1. * @rmtoll MAPR2 TIM13_REMAP LL_GPIO_AF_DisableRemap_TIM13 * @note DISABLE: No remap STM32F100:(TIM13_CH1 on PA6). Others:(TIM13_CH1 on PC8). * @retval None */ __STATIC_INLINE void LL_GPIO_AF_DisableRemap_TIM13(void) { CLEAR_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM13_REMAP); } /** * @brief Check if TIM13_CH1 has been remaped or not * @rmtoll MAPR2 TIM13_REMAP LL_GPIO_AF_IsEnabledRemap_TIM13 * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_GPIO_AF_IsEnabledRemap_TIM13(void) { return (READ_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM13_REMAP) == (AFIO_MAPR2_TIM13_REMAP)); } #endif #if defined(AFIO_MAPR2_TIM14_REMAP) /** * @brief Enable the remapping of TIM14_CH1. * @rmtoll MAPR2 TIM14_REMAP LL_GPIO_AF_EnableRemap_TIM14 * @note ENABLE: Remap STM32F100:(TIM14_CH1 on PB1). Others:(TIM14_CH1 on PF9). * @retval None */ __STATIC_INLINE void LL_GPIO_AF_EnableRemap_TIM14(void) { SET_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM14_REMAP); } /** * @brief Disable the remapping of TIM14_CH1. * @rmtoll MAPR2 TIM14_REMAP LL_GPIO_AF_DisableRemap_TIM14 * @note DISABLE: No remap STM32F100:(TIM14_CH1 on PC9). Others:(TIM14_CH1 on PA7). * @retval None */ __STATIC_INLINE void LL_GPIO_AF_DisableRemap_TIM14(void) { CLEAR_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM14_REMAP); } /** * @brief Check if TIM14_CH1 has been remaped or not * @rmtoll MAPR2 TIM14_REMAP LL_GPIO_AF_IsEnabledRemap_TIM14 * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_GPIO_AF_IsEnabledRemap_TIM14(void) { return (READ_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM14_REMAP) == (AFIO_MAPR2_TIM14_REMAP)); } #endif #if defined(AFIO_MAPR2_FSMC_NADV_REMAP) /** * @brief Controls the use of the optional FSMC_NADV signal. * @rmtoll MAPR2 FSMC_NADV LL_GPIO_AF_Disconnect_FSMCNADV * @note DISCONNECTED: The NADV signal is not connected. The I/O pin can be used by another peripheral. * @retval None */ __STATIC_INLINE void LL_GPIO_AF_Disconnect_FSMCNADV(void) { SET_BIT(AFIO->MAPR2, AFIO_MAPR2_FSMC_NADV_REMAP); } /** * @brief Controls the use of the optional FSMC_NADV signal. * @rmtoll MAPR2 FSMC_NADV LL_GPIO_AF_Connect_FSMCNADV * @note CONNECTED: The NADV signal is connected to the output (default). * @retval None */ __STATIC_INLINE void LL_GPIO_AF_Connect_FSMCNADV(void) { CLEAR_BIT(AFIO->MAPR2, AFIO_MAPR2_FSMC_NADV_REMAP); } #endif #if defined(AFIO_MAPR2_TIM15_REMAP) /** * @brief Enable the remapping of TIM15_CH1 and TIM15_CH2. * @rmtoll MAPR2 TIM15_REMAP LL_GPIO_AF_EnableRemap_TIM15 * @note ENABLE: Remap (TIM15_CH1 on PB14 and TIM15_CH2 on PB15). * @retval None */ __STATIC_INLINE void LL_GPIO_AF_EnableRemap_TIM15(void) { SET_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM15_REMAP); } /** * @brief Disable the remapping of TIM15_CH1 and TIM15_CH2. * @rmtoll MAPR2 TIM15_REMAP LL_GPIO_AF_DisableRemap_TIM15 * @note DISABLE: No remap (TIM15_CH1 on PA2 and TIM15_CH2 on PA3). * @retval None */ __STATIC_INLINE void LL_GPIO_AF_DisableRemap_TIM15(void) { CLEAR_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM15_REMAP); } /** * @brief Check if TIM15_CH1 has been remaped or not * @rmtoll MAPR2 TIM15_REMAP LL_GPIO_AF_IsEnabledRemap_TIM15 * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_GPIO_AF_IsEnabledRemap_TIM15(void) { return (READ_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM15_REMAP) == (AFIO_MAPR2_TIM15_REMAP)); } #endif #if defined(AFIO_MAPR2_TIM16_REMAP) /** * @brief Enable the remapping of TIM16_CH1. * @rmtoll MAPR2 TIM16_REMAP LL_GPIO_AF_EnableRemap_TIM16 * @note ENABLE: Remap (TIM16_CH1 on PA6). * @retval None */ __STATIC_INLINE void LL_GPIO_AF_EnableRemap_TIM16(void) { SET_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM16_REMAP); } /** * @brief Disable the remapping of TIM16_CH1. * @rmtoll MAPR2 TIM16_REMAP LL_GPIO_AF_DisableRemap_TIM16 * @note DISABLE: No remap (TIM16_CH1 on PB8). * @retval None */ __STATIC_INLINE void LL_GPIO_AF_DisableRemap_TIM16(void) { CLEAR_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM16_REMAP); } /** * @brief Check if TIM16_CH1 has been remaped or not * @rmtoll MAPR2 TIM16_REMAP LL_GPIO_AF_IsEnabledRemap_TIM16 * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_GPIO_AF_IsEnabledRemap_TIM16(void) { return (READ_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM16_REMAP) == (AFIO_MAPR2_TIM16_REMAP)); } #endif #if defined(AFIO_MAPR2_TIM17_REMAP) /** * @brief Enable the remapping of TIM17_CH1. * @rmtoll MAPR2 TIM17_REMAP LL_GPIO_AF_EnableRemap_TIM17 * @note ENABLE: Remap (TIM17_CH1 on PA7). * @retval None */ __STATIC_INLINE void LL_GPIO_AF_EnableRemap_TIM17(void) { SET_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM17_REMAP); } /** * @brief Disable the remapping of TIM17_CH1. * @rmtoll MAPR2 TIM17_REMAP LL_GPIO_AF_DisableRemap_TIM17 * @note DISABLE: No remap (TIM17_CH1 on PB9). * @retval None */ __STATIC_INLINE void LL_GPIO_AF_DisableRemap_TIM17(void) { CLEAR_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM17_REMAP); } /** * @brief Check if TIM17_CH1 has been remaped or not * @rmtoll MAPR2 TIM17_REMAP LL_GPIO_AF_IsEnabledRemap_TIM17 * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_GPIO_AF_IsEnabledRemap_TIM17(void) { return (READ_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM17_REMAP) == (AFIO_MAPR2_TIM17_REMAP)); } #endif #if defined(AFIO_MAPR2_CEC_REMAP) /** * @brief Enable the remapping of CEC. * @rmtoll MAPR2 CEC_REMAP LL_GPIO_AF_EnableRemap_CEC * @note ENABLE: Remap (CEC on PB10). * @retval None */ __STATIC_INLINE void LL_GPIO_AF_EnableRemap_CEC(void) { SET_BIT(AFIO->MAPR2, AFIO_MAPR2_CEC_REMAP); } /** * @brief Disable the remapping of CEC. * @rmtoll MAPR2 CEC_REMAP LL_GPIO_AF_DisableRemap_CEC * @note DISABLE: No remap (CEC on PB8). * @retval None */ __STATIC_INLINE void LL_GPIO_AF_DisableRemap_CEC(void) { CLEAR_BIT(AFIO->MAPR2, AFIO_MAPR2_CEC_REMAP); } /** * @brief Check if CEC has been remaped or not * @rmtoll MAPR2 CEC_REMAP LL_GPIO_AF_IsEnabledRemap_CEC * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_GPIO_AF_IsEnabledRemap_CEC(void) { return (READ_BIT(AFIO->MAPR2, AFIO_MAPR2_CEC_REMAP) == (AFIO_MAPR2_CEC_REMAP)); } #endif #if defined(AFIO_MAPR2_TIM1_DMA_REMAP) /** * @brief Controls the mapping of the TIM1_CH1 TIM1_CH2 DMA requests onto the DMA1 channels. * @rmtoll MAPR2 TIM1_DMA_REMAP LL_GPIO_AF_EnableRemap_TIM1DMA * @note ENABLE: Remap (TIM1_CH1 DMA request/DMA1 Channel6, TIM1_CH2 DMA request/DMA1 Channel6) * @retval None */ __STATIC_INLINE void LL_GPIO_AF_EnableRemap_TIM1DMA(void) { SET_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM1_DMA_REMAP); } /** * @brief Controls the mapping of the TIM1_CH1 TIM1_CH2 DMA requests onto the DMA1 channels. * @rmtoll MAPR2 TIM1_DMA_REMAP LL_GPIO_AF_DisableRemap_TIM1DMA * @note DISABLE: No remap (TIM1_CH1 DMA request/DMA1 Channel2, TIM1_CH2 DMA request/DMA1 Channel3). * @retval None */ __STATIC_INLINE void LL_GPIO_AF_DisableRemap_TIM1DMA(void) { CLEAR_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM1_DMA_REMAP); } /** * @brief Check if TIM1DMA has been remaped or not * @rmtoll MAPR2 TIM1_DMA_REMAP LL_GPIO_AF_IsEnabledRemap_TIM1DMA * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_GPIO_AF_IsEnabledRemap_TIM1DMA(void) { return (READ_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM1_DMA_REMAP) == (AFIO_MAPR2_TIM1_DMA_REMAP)); } #endif #if defined(AFIO_MAPR2_TIM67_DAC_DMA_REMAP) /** * @brief Controls the mapping of the TIM6_DAC1 and TIM7_DAC2 DMA requests onto the DMA1 channels. * @rmtoll MAPR2 TIM76_DAC_DMA_REMAP LL_GPIO_AF_EnableRemap_TIM67DACDMA * @note ENABLE: Remap (TIM6_DAC1 DMA request/DMA1 Channel3, TIM7_DAC2 DMA request/DMA1 Channel4) * @retval None */ __STATIC_INLINE void LL_GPIO_AF_EnableRemap_TIM67DACDMA(void) { SET_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM67_DAC_DMA_REMAP); } /** * @brief Controls the mapping of the TIM6_DAC1 and TIM7_DAC2 DMA requests onto the DMA1 channels. * @rmtoll MAPR2 TIM76_DAC_DMA_REMAP LL_GPIO_AF_DisableRemap_TIM67DACDMA * @note DISABLE: No remap (TIM6_DAC1 DMA request/DMA2 Channel3, TIM7_DAC2 DMA request/DMA2 Channel4) * @retval None */ __STATIC_INLINE void LL_GPIO_AF_DisableRemap_TIM67DACDMA(void) { CLEAR_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM67_DAC_DMA_REMAP); } /** * @brief Check if TIM67DACDMA has been remaped or not * @rmtoll MAPR2 TIM76_DAC_DMA_REMAP LL_GPIO_AF_IsEnabledRemap_TIM67DACDMA * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_GPIO_AF_IsEnabledRemap_TIM67DACDMA(void) { return (READ_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM67_DAC_DMA_REMAP) == (AFIO_MAPR2_TIM67_DAC_DMA_REMAP)); } #endif #if defined(AFIO_MAPR2_TIM12_REMAP) /** * @brief Enable the remapping of TIM12_CH1 and TIM12_CH2. * @rmtoll MAPR2 TIM12_REMAP LL_GPIO_AF_EnableRemap_TIM12 * @note ENABLE: Remap (TIM12_CH1 on PB12 and TIM12_CH2 on PB13). * @note This bit is available only in high density value line devices. * @retval None */ __STATIC_INLINE void LL_GPIO_AF_EnableRemap_TIM12(void) { SET_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM12_REMAP); } /** * @brief Disable the remapping of TIM12_CH1 and TIM12_CH2. * @rmtoll MAPR2 TIM12_REMAP LL_GPIO_AF_DisableRemap_TIM12 * @note DISABLE: No remap (TIM12_CH1 on PC4 and TIM12_CH2 on PC5). * @note This bit is available only in high density value line devices. * @retval None */ __STATIC_INLINE void LL_GPIO_AF_DisableRemap_TIM12(void) { CLEAR_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM12_REMAP); } /** * @brief Check if TIM12_CH1 has been remaped or not * @rmtoll MAPR2 TIM12_REMAP LL_GPIO_AF_IsEnabledRemap_TIM12 * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_GPIO_AF_IsEnabledRemap_TIM12(void) { return (READ_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM12_REMAP) == (AFIO_MAPR2_TIM12_REMAP)); } #endif #if defined(AFIO_MAPR2_MISC_REMAP) /** * @brief Miscellaneous features remapping. * This bit is set and cleared by software. It controls miscellaneous features. * The DMA2 channel 5 interrupt position in the vector table. * The timer selection for DAC trigger 3 (TSEL[2:0] = 011, for more details refer to the DAC_CR register). * @rmtoll MAPR2 MISC_REMAP LL_GPIO_AF_EnableRemap_MISC * @note ENABLE: DMA2 channel 5 interrupt is mapped separately at position 60 and TIM15 TRGO event is * selected as DAC Trigger 3, TIM15 triggers TIM1/3. * @note This bit is available only in high density value line devices. * @retval None */ __STATIC_INLINE void LL_GPIO_AF_EnableRemap_MISC(void) { SET_BIT(AFIO->MAPR2, AFIO_MAPR2_MISC_REMAP); } /** * @brief Miscellaneous features remapping. * This bit is set and cleared by software. It controls miscellaneous features. * The DMA2 channel 5 interrupt position in the vector table. * The timer selection for DAC trigger 3 (TSEL[2:0] = 011, for more details refer to the DAC_CR register). * @rmtoll MAPR2 MISC_REMAP LL_GPIO_AF_DisableRemap_MISC * @note DISABLE: DMA2 channel 5 interrupt is mapped with DMA2 channel 4 at position 59, TIM5 TRGO * event is selected as DAC Trigger 3, TIM5 triggers TIM1/3. * @note This bit is available only in high density value line devices. * @retval None */ __STATIC_INLINE void LL_GPIO_AF_DisableRemap_MISC(void) { CLEAR_BIT(AFIO->MAPR2, AFIO_MAPR2_MISC_REMAP); } /** * @brief Check if MISC has been remaped or not * @rmtoll MAPR2 MISC_REMAP LL_GPIO_AF_IsEnabledRemap_MISC * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_GPIO_AF_IsEnabledRemap_MISC(void) { return (READ_BIT(AFIO->MAPR2, AFIO_MAPR2_MISC_REMAP) == (AFIO_MAPR2_MISC_REMAP)); } #endif /** * @} */ /** @defgroup GPIO_AF_LL_EVENTOUT Output Event configuration * @brief This section propose definition to Configure EVENTOUT Cortex feature . * @{ */ /** * @brief Configures the port and pin on which the EVENTOUT Cortex signal will be connected. * @rmtoll EVCR PORT LL_GPIO_AF_ConfigEventout\n * EVCR PIN LL_GPIO_AF_ConfigEventout * @param LL_GPIO_PortSource This parameter can be one of the following values: * @arg @ref LL_GPIO_AF_EVENTOUT_PORT_A * @arg @ref LL_GPIO_AF_EVENTOUT_PORT_B * @arg @ref LL_GPIO_AF_EVENTOUT_PORT_C * @arg @ref LL_GPIO_AF_EVENTOUT_PORT_D * @arg @ref LL_GPIO_AF_EVENTOUT_PORT_E * @param LL_GPIO_PinSource This parameter can be one of the following values: * @arg @ref LL_GPIO_AF_EVENTOUT_PIN_0 * @arg @ref LL_GPIO_AF_EVENTOUT_PIN_1 * @arg @ref LL_GPIO_AF_EVENTOUT_PIN_2 * @arg @ref LL_GPIO_AF_EVENTOUT_PIN_3 * @arg @ref LL_GPIO_AF_EVENTOUT_PIN_4 * @arg @ref LL_GPIO_AF_EVENTOUT_PIN_5 * @arg @ref LL_GPIO_AF_EVENTOUT_PIN_6 * @arg @ref LL_GPIO_AF_EVENTOUT_PIN_7 * @arg @ref LL_GPIO_AF_EVENTOUT_PIN_8 * @arg @ref LL_GPIO_AF_EVENTOUT_PIN_9 * @arg @ref LL_GPIO_AF_EVENTOUT_PIN_10 * @arg @ref LL_GPIO_AF_EVENTOUT_PIN_11 * @arg @ref LL_GPIO_AF_EVENTOUT_PIN_12 * @arg @ref LL_GPIO_AF_EVENTOUT_PIN_13 * @arg @ref LL_GPIO_AF_EVENTOUT_PIN_14 * @arg @ref LL_GPIO_AF_EVENTOUT_PIN_15 * @retval None */ __STATIC_INLINE void LL_GPIO_AF_ConfigEventout(uint32_t LL_GPIO_PortSource, uint32_t LL_GPIO_PinSource) { MODIFY_REG(AFIO->EVCR, (AFIO_EVCR_PORT) | (AFIO_EVCR_PIN), (LL_GPIO_PortSource) | (LL_GPIO_PinSource)); } /** * @brief Enables the Event Output. * @rmtoll EVCR EVOE LL_GPIO_AF_EnableEventout * @retval None */ __STATIC_INLINE void LL_GPIO_AF_EnableEventout(void) { SET_BIT(AFIO->EVCR, AFIO_EVCR_EVOE); } /** * @brief Disables the Event Output. * @rmtoll EVCR EVOE LL_GPIO_AF_DisableEventout * @retval None */ __STATIC_INLINE void LL_GPIO_AF_DisableEventout(void) { CLEAR_BIT(AFIO->EVCR, AFIO_EVCR_EVOE); } /** * @} */ /** @defgroup GPIO_AF_LL_EXTI EXTI external interrupt * @brief This section Configure source input for the EXTI external interrupt . * @{ */ /** * @brief Configure source input for the EXTI external interrupt. * @rmtoll AFIO_EXTICR1 EXTIx LL_GPIO_AF_SetEXTISource\n * AFIO_EXTICR2 EXTIx LL_GPIO_AF_SetEXTISource\n * AFIO_EXTICR3 EXTIx LL_GPIO_AF_SetEXTISource\n * AFIO_EXTICR4 EXTIx LL_GPIO_AF_SetEXTISource * @param Port This parameter can be one of the following values: * @arg @ref LL_GPIO_AF_EXTI_PORTA * @arg @ref LL_GPIO_AF_EXTI_PORTB * @arg @ref LL_GPIO_AF_EXTI_PORTC * @arg @ref LL_GPIO_AF_EXTI_PORTD * @arg @ref LL_GPIO_AF_EXTI_PORTE * @arg @ref LL_GPIO_AF_EXTI_PORTF * @arg @ref LL_GPIO_AF_EXTI_PORTG * @param Line This parameter can be one of the following values: * @arg @ref LL_GPIO_AF_EXTI_LINE0 * @arg @ref LL_GPIO_AF_EXTI_LINE1 * @arg @ref LL_GPIO_AF_EXTI_LINE2 * @arg @ref LL_GPIO_AF_EXTI_LINE3 * @arg @ref LL_GPIO_AF_EXTI_LINE4 * @arg @ref LL_GPIO_AF_EXTI_LINE5 * @arg @ref LL_GPIO_AF_EXTI_LINE6 * @arg @ref LL_GPIO_AF_EXTI_LINE7 * @arg @ref LL_GPIO_AF_EXTI_LINE8 * @arg @ref LL_GPIO_AF_EXTI_LINE9 * @arg @ref LL_GPIO_AF_EXTI_LINE10 * @arg @ref LL_GPIO_AF_EXTI_LINE11 * @arg @ref LL_GPIO_AF_EXTI_LINE12 * @arg @ref LL_GPIO_AF_EXTI_LINE13 * @arg @ref LL_GPIO_AF_EXTI_LINE14 * @arg @ref LL_GPIO_AF_EXTI_LINE15 * @retval None */ __STATIC_INLINE void LL_GPIO_AF_SetEXTISource(uint32_t Port, uint32_t Line) { MODIFY_REG(AFIO->EXTICR[Line & 0xFF], (Line >> 16), Port << POSITION_VAL((Line >> 16))); } /** * @brief Get the configured defined for specific EXTI Line * @rmtoll AFIO_EXTICR1 EXTIx LL_GPIO_AF_GetEXTISource\n * AFIO_EXTICR2 EXTIx LL_GPIO_AF_GetEXTISource\n * AFIO_EXTICR3 EXTIx LL_GPIO_AF_GetEXTISource\n * AFIO_EXTICR4 EXTIx LL_GPIO_AF_GetEXTISource * @param Line This parameter can be one of the following values: * @arg @ref LL_GPIO_AF_EXTI_LINE0 * @arg @ref LL_GPIO_AF_EXTI_LINE1 * @arg @ref LL_GPIO_AF_EXTI_LINE2 * @arg @ref LL_GPIO_AF_EXTI_LINE3 * @arg @ref LL_GPIO_AF_EXTI_LINE4 * @arg @ref LL_GPIO_AF_EXTI_LINE5 * @arg @ref LL_GPIO_AF_EXTI_LINE6 * @arg @ref LL_GPIO_AF_EXTI_LINE7 * @arg @ref LL_GPIO_AF_EXTI_LINE8 * @arg @ref LL_GPIO_AF_EXTI_LINE9 * @arg @ref LL_GPIO_AF_EXTI_LINE10 * @arg @ref LL_GPIO_AF_EXTI_LINE11 * @arg @ref LL_GPIO_AF_EXTI_LINE12 * @arg @ref LL_GPIO_AF_EXTI_LINE13 * @arg @ref LL_GPIO_AF_EXTI_LINE14 * @arg @ref LL_GPIO_AF_EXTI_LINE15 * @retval Returned value can be one of the following values: * @arg @ref LL_GPIO_AF_EXTI_PORTA * @arg @ref LL_GPIO_AF_EXTI_PORTB * @arg @ref LL_GPIO_AF_EXTI_PORTC * @arg @ref LL_GPIO_AF_EXTI_PORTD * @arg @ref LL_GPIO_AF_EXTI_PORTE * @arg @ref LL_GPIO_AF_EXTI_PORTF * @arg @ref LL_GPIO_AF_EXTI_PORTG */ __STATIC_INLINE uint32_t LL_GPIO_AF_GetEXTISource(uint32_t Line) { return (uint32_t)(READ_BIT(AFIO->EXTICR[Line & 0xFF], (Line >> 16)) >> POSITION_VAL(Line >> 16)); } /** * @} */ #if defined(USE_FULL_LL_DRIVER) /** @defgroup GPIO_LL_EF_Init Initialization and de-initialization functions * @{ */ ErrorStatus LL_GPIO_DeInit(GPIO_TypeDef *GPIOx); ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct); void LL_GPIO_StructInit(LL_GPIO_InitTypeDef *GPIO_InitStruct); /** * @} */ #endif /* USE_FULL_LL_DRIVER */ /** * @} */ /** * @} */ #endif /* defined (GPIOA) || defined (GPIOB) || defined (GPIOC) || defined (GPIOD) || defined (GPIOE) || defined (GPIOF) || defined (GPIOG) */ /** * @} */ #ifdef __cplusplus } #endif #endif /* __STM32F1xx_LL_GPIO_H */ /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ |