Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 | /*
* Copyright (c) 2017, NXP
*
* SPDX-License-Identifier: Apache-2.0
*/
#include <arm/armv7-m.dtsi>
#include <dt-bindings/gpio/gpio.h>
/ {
cpus {
#address-cells = <1>;
#size-cells = <0>;
cpu@0 {
device_type = "cpu";
compatible = "arm,cortex-m4";
reg = <0>;
};
};
soc {
ddr_code: code@10000000 {
compatible = "nxp,imx-code-bus";
reg = <0x10000000 0xfff0000>;
label = "DDR CODE";
};
ddr_sys: memory@80000000 {
device_type = "memory";
compatible = "nxp,imx-sys-bus";
reg = <0x80000000 0x60000000>;
label = "DDR SYSTEM";
};
tcml_code: code@1fff8000 {
compatible = "nxp,imx-code-bus";
reg = <0x1fff8000 0x8000>;
label = "TCML CODE";
};
tcmu_sys: memory@20000000 {
device_type = "memory";
compatible = "nxp,imx-sys-bus";
reg = <0x20000000 0x8000>;
label = "TCMU SYSTEM";
};
ocram_code: code@900000 {
compatible = "nxp,imx-code-bus";
reg = <0x00900000 0x20000>;
label = "OCRAM CODE";
};
ocram_sys: memory@20200000 {
device_type = "memory";
compatible = "nxp,imx-sys-bus";
reg = <0x20200000 0x20000>;
label = "OCRAM SYSTEM";
};
ocram_s_code: code@20180000 {
compatible = "nxp,imx-code-bus";
reg = <0x20180000 0x8000>;
label = "OCRAM_S CODE";
};
ocram_s_sys: memory@180000 {
device_type = "memory";
compatible = "nxp,imx-sys-bus";
reg = <0x00180000 0x8000>;
label = "OCRAM_S SYSTEM";
};
gpio1: gpio@30200000 {
compatible = "nxp,imx-gpio";
reg = <0x30200000 0x10000>;
interrupts = <64 0>, <65 0>;
label = "GPIO_1";
gpio-controller;
#gpio-cells = <2>;
status = "disabled";
};
gpio2: gpio@30210000 {
compatible = "nxp,imx-gpio";
reg = <0x30210000 0x10000>;
interrupts = <66 0>, <67 0>;
label = "GPIO_2";
gpio-controller;
#gpio-cells = <2>;
status = "disabled";
};
gpio3: gpio@30220000 {
compatible = "nxp,imx-gpio";
reg = <0x30220000 0x10000>;
interrupts = <68 0>, <69 0>;
label = "GPIO_3";
gpio-controller;
#gpio-cells = <2>;
status = "disabled";
};
gpio4: gpio@30230000 {
compatible = "nxp,imx-gpio";
reg = <0x30230000 0x10000>;
interrupts = <70 0>, <71 0>;
label = "GPIO_4";
gpio-controller;
#gpio-cells = <2>;
status = "disabled";
};
gpio5: gpio@30240000 {
compatible = "nxp,imx-gpio";
reg = <0x30240000 0x10000>;
interrupts = <72 0>, <73 0>;
label = "GPIO_5";
gpio-controller;
#gpio-cells = <2>;
status = "disabled";
};
gpio6: gpio@30250000 {
compatible = "nxp,imx-gpio";
reg = <0x30250000 0x10000>;
interrupts = <74 0>, <75 0>;
label = "GPIO_6";
gpio-controller;
#gpio-cells = <2>;
status = "disabled";
};
gpio7: gpio@30260000 {
compatible = "nxp,imx-gpio";
reg = <0x30260000 0x10000>;
interrupts = <76 0>, <77 0>;
label = "GPIO_7";
gpio-controller;
#gpio-cells = <2>;
status = "disabled";
};
/* For now only uart2 is supported and
* tested with the serial driver
*/
uart1: uart@30860000 {
compatible = "nxp,imx-uart";
reg = <0x30860000 0x10000>;
interrupts = <26 3>;
label = "UART_1";
status = "disabled";
};
uart2: uart@30890000 {
compatible = "nxp,imx-uart";
reg = <0x30890000 0x10000>;
interrupts = <27 3>;
label = "UART_2";
status = "disabled";
};
uart3: uart@30880000 {
compatible = "nxp,imx-uart";
reg = <0x30880000 0x10000>;
interrupts = <28 3>;
label = "UART_3";
status = "disabled";
};
uart4: uart@30A60000 {
compatible = "nxp,imx-uart";
reg = <0x30A60000 0x10000>;
interrupts = <29 3>;
label = "UART_4";
status = "disabled";
};
uart5: uart@30A70000 {
compatible = "nxp,imx-uart";
reg = <0x30A70000 0x10000>;
interrupts = <30 3>;
label = "UART_5";
status = "disabled";
};
uart6: uart@30A80000 {
compatible = "nxp,imx-uart";
reg = <0x30A80000 0x10000>;
interrupts = <16 3>;
label = "UART_6";
status = "disabled";
};
uart7: uart@30A90000 {
compatible = "nxp,imx-uart";
reg = <0x30A90000 0x10000>;
interrupts = <126 3>;
label = "UART_7";
status = "disabled";
};
};
};
&nvic {
arm,num-irq-priority-bits = <4>;
};
|