Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548 1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585 1586 1587 1588 1589 1590 1591 1592 1593 1594 1595 1596 1597 1598 1599 1600 1601 1602 1603 1604 1605 1606 1607 1608 1609 1610 1611 1612 1613 1614 1615 1616 1617 1618 1619 1620 1621 1622 1623 1624 1625 1626 1627 1628 1629 1630 1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648 1649 1650 1651 1652 1653 1654 1655 1656 1657 1658 1659 1660 1661 1662 1663 1664 1665 1666 1667 1668 1669 1670 1671 1672 1673 1674 1675 1676 1677 1678 1679 1680 1681 1682 1683 1684 1685 1686 1687 1688 1689 1690 1691 1692 1693 1694 1695 1696 1697 1698 1699 1700 1701 1702 1703 1704 1705 1706 1707 1708 1709 1710 1711 1712 1713 1714 1715 1716 1717 1718 1719 1720 1721 1722 1723 1724 1725 1726 1727 1728 1729 1730 1731 1732 1733 1734 1735 1736 1737 1738 1739 1740 1741 1742 1743 1744 1745 1746 1747 1748 1749 1750 1751 1752 1753 1754 1755 1756 1757 1758 1759 1760 1761 1762 1763 1764 1765 1766 1767 1768 1769 1770 1771 1772 1773 1774 1775 1776 1777 1778 1779 1780 1781 1782 1783 1784 1785 1786 1787 1788 1789 1790 1791 1792 1793 1794 1795 1796 1797 1798 1799 1800 1801 1802 1803 1804 1805 1806 1807 1808 1809 1810 1811 1812 1813 1814 1815 1816 1817 1818 1819 1820 1821 1822 1823 1824 1825 1826 1827 1828 1829 1830 1831 1832 1833 1834 1835 1836 1837 1838 1839 1840 1841 1842 1843 1844 1845 1846 1847 1848 1849 1850 1851 1852 1853 1854 1855 1856 1857 1858 1859 1860 1861 1862 1863 1864 1865 1866 1867 1868 1869 1870 1871 1872 1873 1874 1875 1876 1877 1878 1879 1880 1881 1882 1883 1884 1885 1886 1887 1888 1889 1890 1891 1892 1893 1894 1895 1896 1897 1898 1899 1900 1901 1902 1903 1904 1905 1906 1907 1908 1909 1910 1911 1912 1913 1914 1915 1916 1917 1918 1919 1920 1921 1922 1923 1924 1925 1926 1927 1928 1929 1930 1931 1932 1933 1934 1935 1936 1937 1938 1939 1940 1941 1942 1943 1944 1945 1946 1947 1948 1949 1950 1951 1952 1953 1954 1955 1956 1957 1958 1959 1960 1961 1962 1963 1964 1965 1966 1967 1968 1969 1970 1971 1972 1973 1974 1975 1976 1977 1978 1979 1980 1981 1982 1983 1984 1985 1986 1987 1988 1989 1990 1991 1992 1993 1994 1995 1996 1997 1998 1999 2000 2001 2002 2003 2004 2005 2006 2007 2008 2009 2010 2011 2012 2013 2014 2015 2016 2017 2018 2019 2020 2021 2022 2023 2024 2025 2026 2027 2028 2029 2030 2031 2032 2033 2034 2035 2036 2037 2038 2039 2040 2041 2042 2043 2044 2045 2046 2047 2048 2049 2050 2051 2052 2053 2054 2055 2056 2057 2058 2059 2060 2061 2062 2063 2064 2065 2066 2067 2068 2069 2070 2071 2072 2073 2074 2075 2076 2077 2078 2079 2080 2081 2082 2083 2084 2085 2086 2087 2088 2089 2090 2091 2092 2093 2094 2095 2096 2097 2098 2099 2100 2101 2102 2103 2104 2105 2106 2107 2108 2109 2110 2111 2112 2113 2114 2115 2116 2117 2118 2119 2120 2121 2122 2123 2124 2125 2126 2127 2128 2129 2130 2131 2132 2133 2134 2135 2136 2137 2138 2139 2140 2141 2142 2143 2144 2145 2146 2147 2148 2149 2150 2151 2152 2153 2154 2155 2156 2157 2158 2159 2160 2161 2162 2163 2164 2165 2166 2167 2168 2169 2170 2171 2172 2173 2174 2175 2176 2177 2178 2179 2180 2181 2182 2183 2184 2185 2186 2187 2188 2189 2190 2191 2192 2193 2194 2195 2196 2197 2198 2199 2200 2201 2202 2203 2204 2205 2206 2207 2208 2209 2210 2211 2212 2213 2214 2215 2216 2217 2218 2219 2220 2221 2222 2223 2224 2225 2226 2227 2228 2229 2230 2231 2232 2233 2234 2235 2236 2237 2238 2239 2240 2241 2242 2243 2244 2245 2246 2247 2248 2249 2250 2251 2252 2253 2254 2255 2256 2257 2258 2259 2260 2261 2262 2263 2264 2265 2266 2267 2268 2269 2270 2271 2272 2273 2274 2275 2276 2277 2278 2279 2280 2281 2282 2283 2284 2285 2286 2287 2288 2289 2290 2291 2292 2293 2294 2295 2296 2297 2298 2299 2300 2301 2302 2303 2304 2305 2306 2307 2308 2309 2310 2311 2312 2313 2314 2315 2316 2317 2318 2319 2320 2321 2322 2323 2324 2325 2326 2327 2328 2329 2330 2331 2332 2333 2334 2335 2336 2337 2338 2339 2340 2341 2342 2343 2344 2345 2346 2347 2348 2349 2350 2351 2352 2353 2354 2355 2356 2357 2358 2359 2360 2361 2362 2363 2364 2365 2366 2367 2368 2369 2370 2371 2372 2373 2374 2375 2376 2377 2378 2379 2380 2381 2382 2383 2384 2385 2386 2387 2388 2389 2390 2391 2392 2393 2394 2395 2396 2397 2398 2399 2400 2401 2402 2403 2404 2405 2406 2407 2408 2409 2410 2411 2412 2413 2414 2415 2416 2417 2418 2419 2420 2421 2422 2423 2424 2425 2426 2427 2428 2429 2430 2431 2432 2433 2434 2435 2436 2437 2438 2439 2440 2441 2442 2443 2444 2445 2446 2447 2448 2449 2450 2451 2452 2453 2454 2455 2456 2457 2458 2459 2460 2461 2462 2463 2464 2465 2466 2467 2468 2469 2470 2471 2472 2473 2474 2475 2476 2477 2478 2479 2480 2481 2482 2483 2484 2485 2486 2487 2488 2489 2490 2491 2492 2493 2494 2495 2496 2497 2498 2499 2500 2501 2502 2503 2504 2505 2506 2507 2508 2509 2510 2511 2512 2513 2514 2515 2516 2517 2518 2519 2520 2521 2522 2523 2524 2525 2526 2527 2528 2529 2530 2531 2532 2533 2534 2535 2536 2537 2538 2539 2540 2541 2542 2543 2544 2545 2546 2547 2548 2549 2550 2551 2552 2553 2554 2555 2556 2557 2558 2559 2560 2561 2562 2563 2564 2565 2566 2567 2568 2569 2570 2571 2572 2573 2574 2575 2576 2577 2578 2579 2580 2581 2582 2583 2584 2585 2586 2587 2588 2589 2590 2591 2592 2593 2594 2595 2596 2597 2598 2599 2600 2601 2602 2603 2604 2605 2606 2607 2608 2609 2610 2611 2612 2613 2614 2615 2616 2617 2618 2619 2620 2621 2622 2623 2624 2625 2626 2627 2628 2629 2630 2631 2632 2633 2634 2635 2636 2637 2638 2639 2640 2641 2642 2643 2644 2645 2646 2647 2648 2649 2650 2651 2652 2653 2654 2655 2656 2657 2658 2659 2660 2661 2662 2663 2664 2665 2666 2667 2668 2669 2670 2671 2672 2673 2674 2675 2676 2677 2678 2679 2680 2681 2682 2683 2684 2685 2686 2687 2688 2689 2690 2691 2692 2693 2694 2695 2696 2697 2698 2699 2700 2701 2702 2703 2704 2705 2706 2707 2708 2709 2710 2711 2712 2713 2714 2715 2716 2717 2718 2719 2720 2721 2722 2723 2724 2725 2726 2727 2728 2729 2730 2731 2732 2733 2734 2735 2736 2737 2738 2739 2740 2741 2742 2743 2744 2745 2746 2747 2748 2749 2750 2751 2752 2753 2754 2755 2756 2757 2758 2759 2760 2761 2762 2763 2764 2765 2766 2767 2768 2769 2770 2771 2772 2773 2774 2775 2776 2777 2778 2779 2780 2781 2782 2783 2784 2785 2786 2787 2788 2789 2790 2791 2792 2793 2794 2795 2796 2797 2798 2799 2800 2801 2802 2803 2804 2805 2806 2807 2808 2809 2810 2811 2812 2813 2814 2815 2816 2817 2818 2819 2820 2821 2822 2823 2824 2825 2826 2827 2828 2829 2830 2831 2832 2833 2834 2835 2836 2837 2838 2839 2840 2841 2842 2843 2844 2845 2846 2847 2848 2849 2850 2851 2852 2853 2854 2855 2856 2857 2858 2859 2860 2861 2862 2863 2864 2865 2866 2867 2868 2869 2870 2871 2872 2873 2874 2875 2876 2877 2878 2879 2880 2881 2882 2883 2884 2885 2886 2887 2888 2889 2890 2891 2892 2893 2894 2895 2896 2897 2898 2899 2900 2901 2902 2903 2904 2905 2906 2907 2908 2909 2910 2911 2912 2913 2914 2915 2916 2917 2918 2919 2920 2921 2922 2923 2924 2925 2926 2927 2928 2929 2930 2931 2932 2933 2934 2935 2936 2937 2938 2939 2940 2941 2942 2943 2944 2945 2946 2947 2948 2949 2950 2951 2952 2953 2954 2955 2956 2957 2958 2959 2960 2961 2962 2963 2964 2965 2966 2967 2968 2969 2970 2971 2972 2973 2974 2975 2976 2977 2978 2979 2980 2981 2982 2983 2984 2985 2986 2987 2988 2989 2990 2991 2992 2993 2994 2995 2996 2997 2998 2999 3000 3001 3002 3003 3004 3005 3006 3007 3008 3009 3010 3011 3012 3013 3014 3015 3016 3017 3018 3019 3020 3021 3022 3023 3024 3025 3026 3027 3028 3029 3030 3031 3032 3033 3034 3035 3036 3037 3038 3039 3040 3041 3042 3043 3044 3045 3046 3047 3048 3049 3050 3051 3052 3053 3054 3055 3056 3057 3058 3059 3060 3061 3062 3063 3064 3065 3066 3067 3068 3069 3070 3071 3072 3073 3074 3075 3076 3077 3078 3079 3080 3081 3082 3083 3084 3085 3086 3087 3088 3089 3090 3091 3092 3093 3094 3095 3096 3097 3098 3099 3100 3101 3102 3103 3104 3105 3106 3107 3108 3109 3110 3111 3112 3113 3114 3115 3116 3117 3118 3119 3120 3121 3122 3123 3124 3125 3126 3127 3128 3129 3130 3131 3132 3133 3134 3135 3136 3137 3138 3139 3140 3141 3142 3143 3144 3145 3146 3147 3148 3149 3150 3151 3152 3153 3154 3155 3156 3157 3158 3159 3160 3161 3162 3163 3164 3165 3166 3167 3168 3169 3170 3171 3172 3173 3174 3175 3176 3177 3178 3179 3180 3181 3182 3183 3184 3185 3186 3187 3188 3189 3190 3191 3192 3193 3194 3195 3196 3197 3198 3199 3200 3201 3202 3203 3204 3205 3206 3207 3208 3209 3210 3211 3212 3213 3214 3215 3216 3217 3218 3219 3220 3221 3222 3223 3224 3225 3226 3227 3228 3229 3230 3231 3232 3233 3234 3235 3236 3237 3238 3239 3240 3241 3242 3243 3244 3245 3246 3247 3248 3249 3250 3251 3252 3253 3254 3255 3256 3257 3258 3259 3260 3261 3262 3263 3264 3265 3266 3267 3268 3269 3270 3271 3272 3273 3274 3275 3276 3277 3278 3279 3280 3281 3282 3283 3284 3285 3286 3287 3288 3289 3290 3291 3292 3293 3294 3295 3296 3297 3298 3299 3300 3301 3302 3303 3304 3305 3306 3307 3308 3309 3310 3311 3312 3313 3314 3315 3316 3317 3318 3319 3320 3321 3322 3323 3324 3325 3326 3327 3328 3329 3330 3331 3332 3333 3334 3335 3336 3337 3338 3339 3340 3341 3342 3343 3344 3345 3346 3347 3348 3349 3350 3351 3352 3353 3354 3355 3356 3357 3358 3359 3360 3361 3362 3363 3364 3365 3366 3367 3368 3369 3370 3371 3372 3373 3374 3375 3376 3377 3378 3379 3380 3381 3382 3383 3384 3385 3386 3387 3388 3389 3390 3391 3392 3393 3394 3395 3396 3397 3398 3399 3400 3401 3402 3403 3404 3405 3406 3407 3408 3409 3410 3411 3412 3413 3414 3415 3416 3417 3418 3419 3420 3421 3422 3423 3424 3425 3426 3427 3428 3429 3430 3431 3432 3433 3434 3435 3436 3437 3438 3439 3440 3441 3442 3443 3444 3445 3446 3447 3448 3449 3450 3451 3452 3453 3454 3455 3456 3457 3458 3459 3460 3461 3462 3463 3464 3465 3466 3467 3468 3469 3470 3471 3472 3473 3474 3475 3476 3477 3478 3479 3480 3481 3482 3483 3484 3485 3486 3487 3488 3489 3490 3491 3492 3493 3494 3495 3496 3497 3498 3499 3500 3501 3502 3503 3504 3505 3506 3507 3508 3509 3510 3511 3512 3513 3514 3515 3516 3517 3518 3519 3520 3521 3522 3523 3524 3525 3526 3527 3528 3529 3530 3531 3532 3533 3534 3535 3536 3537 3538 3539 3540 3541 3542 3543 3544 3545 3546 3547 3548 3549 3550 3551 3552 3553 3554 3555 3556 3557 3558 3559 3560 3561 3562 3563 3564 3565 3566 3567 3568 3569 3570 3571 3572 3573 3574 3575 3576 3577 3578 3579 3580 3581 3582 3583 3584 3585 3586 3587 3588 3589 3590 3591 3592 3593 3594 3595 3596 3597 3598 3599 3600 3601 3602 3603 3604 | /*
* Support for Intel Camera Imaging ISP subsystem.
* Copyright (c) 2015, Intel Corporation.
*
* This program is free software; you can redistribute it and/or modify it
* under the terms and conditions of the GNU General Public License,
* version 2, as published by the Free Software Foundation.
*
* This program is distributed in the hope it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
* more details.
*/
#include "debug.h"
#include "memory_access.h"
#ifndef __INLINE_INPUT_SYSTEM__
#define __INLINE_INPUT_SYSTEM__
#endif
#ifndef __INLINE_IBUF_CTRL__
#define __INLINE_IBUF_CTRL__
#endif
#ifndef __INLINE_CSI_RX__
#define __INLINE_CSI_RX__
#endif
#ifndef __INLINE_PIXELGEN__
#define __INLINE_PIXELGEN__
#endif
#ifndef __INLINE_STREAM2MMIO__
#define __INLINE_STREAM2MMIO__
#endif
#include "ia_css_debug.h"
#include "ia_css_debug_pipe.h"
#include "ia_css_irq.h"
#include "ia_css_stream.h"
#include "ia_css_pipeline.h"
#include "ia_css_isp_param.h"
#include "sh_css_params.h"
#include "ia_css_bufq.h"
#ifdef ISP2401
#include "ia_css_queue.h"
#endif
#include "ia_css_isp_params.h"
#include "system_local.h"
#include "assert_support.h"
#include "print_support.h"
#include "string_support.h"
#ifdef ISP2401
#include "ia_css_system_ctrl.h"
#endif
#include "fifo_monitor.h"
#if !defined(HAS_NO_INPUT_FORMATTER)
#include "input_formatter.h"
#endif
#include "dma.h"
#include "irq.h"
#include "gp_device.h"
#include "sp.h"
#include "isp.h"
#include "type_support.h"
#include "math_support.h" /* CEIL_DIV */
#if defined(HAS_INPUT_FORMATTER_VERSION_2) || defined(USE_INPUT_SYSTEM_VERSION_2401)
#include "input_system.h" /* input_formatter_reg_load */
#endif
#if defined(USE_INPUT_SYSTEM_VERSION_2) || defined(USE_INPUT_SYSTEM_VERSION_2401)
#include "ia_css_tagger_common.h"
#endif
#include "sh_css_internal.h"
#if !defined(HAS_NO_INPUT_SYSTEM)
#include "ia_css_isys.h"
#endif
#include "sh_css_sp.h" /* sh_css_sp_get_debug_state() */
#include "css_trace.h" /* tracer */
#include "device_access.h" /* for ia_css_device_load_uint32 */
/* Include all kernel host interfaces for ISP1 */
#include "anr/anr_1.0/ia_css_anr.host.h"
#include "cnr/cnr_1.0/ia_css_cnr.host.h"
#include "csc/csc_1.0/ia_css_csc.host.h"
#include "de/de_1.0/ia_css_de.host.h"
#include "dp/dp_1.0/ia_css_dp.host.h"
#include "bnr/bnr_1.0/ia_css_bnr.host.h"
#include "fpn/fpn_1.0/ia_css_fpn.host.h"
#include "gc/gc_1.0/ia_css_gc.host.h"
#include "ob/ob_1.0/ia_css_ob.host.h"
#include "s3a/s3a_1.0/ia_css_s3a.host.h"
#include "sc/sc_1.0/ia_css_sc.host.h"
#include "tnr/tnr_1.0/ia_css_tnr.host.h"
#include "uds/uds_1.0/ia_css_uds_param.h"
#include "wb/wb_1.0/ia_css_wb.host.h"
#include "ynr/ynr_1.0/ia_css_ynr.host.h"
/* Include additional kernel host interfaces for ISP2 */
#include "aa/aa_2/ia_css_aa2.host.h"
#include "anr/anr_2/ia_css_anr2.host.h"
#include "cnr/cnr_2/ia_css_cnr2.host.h"
#include "de/de_2/ia_css_de2.host.h"
#include "gc/gc_2/ia_css_gc2.host.h"
#include "ynr/ynr_2/ia_css_ynr2.host.h"
/* Global variable to store the dtrace verbosity level */
unsigned int ia_css_debug_trace_level = IA_CSS_DEBUG_WARNING;
/* Assumes that IA_CSS_STREAM_FORMAT_BINARY_8 is last */
#define N_IA_CSS_STREAM_FORMAT (IA_CSS_STREAM_FORMAT_BINARY_8+1)
#define DPG_START "ia_css_debug_pipe_graph_dump_start "
#define DPG_END " ia_css_debug_pipe_graph_dump_end\n"
#define ENABLE_LINE_MAX_LENGTH (25)
#ifdef ISP2401
#define DBG_EXT_CMD_TRACE_PNTS_DUMP (1 << 8)
#define DBG_EXT_CMD_PUB_CFG_DUMP (1 << 9)
#define DBG_EXT_CMD_GAC_REG_DUMP (1 << 10)
#define DBG_EXT_CMD_GAC_ACB_REG_DUMP (1 << 11)
#define DBG_EXT_CMD_FIFO_DUMP (1 << 12)
#define DBG_EXT_CMD_QUEUE_DUMP (1 << 13)
#define DBG_EXT_CMD_DMA_DUMP (1 << 14)
#define DBG_EXT_CMD_MASK 0xAB0000CD
#endif
/*
* TODO:SH_CSS_MAX_SP_THREADS is not the max number of sp threads
* future rework should fix this and remove the define MAX_THREAD_NUM
*/
#define MAX_THREAD_NUM (SH_CSS_MAX_SP_THREADS + SH_CSS_MAX_SP_INTERNAL_THREADS)
static struct pipe_graph_class {
bool do_init;
int height;
int width;
int eff_height;
int eff_width;
enum ia_css_stream_format stream_format;
} pg_inst = {true, 0, 0, 0, 0, N_IA_CSS_STREAM_FORMAT};
static const char * const queue_id_to_str[] = {
/* [SH_CSS_QUEUE_A_ID] =*/ "queue_A",
/* [SH_CSS_QUEUE_B_ID] =*/ "queue_B",
/* [SH_CSS_QUEUE_C_ID] =*/ "queue_C",
/* [SH_CSS_QUEUE_D_ID] =*/ "queue_D",
/* [SH_CSS_QUEUE_E_ID] =*/ "queue_E",
/* [SH_CSS_QUEUE_F_ID] =*/ "queue_F",
/* [SH_CSS_QUEUE_G_ID] =*/ "queue_G",
/* [SH_CSS_QUEUE_H_ID] =*/ "queue_H"
};
static const char * const pipe_id_to_str[] = {
/* [IA_CSS_PIPE_ID_PREVIEW] =*/ "preview",
/* [IA_CSS_PIPE_ID_COPY] =*/ "copy",
/* [IA_CSS_PIPE_ID_VIDEO] =*/ "video",
/* [IA_CSS_PIPE_ID_CAPTURE] =*/ "capture",
/* [IA_CSS_PIPE_ID_YUVPP] =*/ "yuvpp",
/* [IA_CSS_PIPE_ID_ACC] =*/ "accelerator"
};
static char dot_id_input_bin[SH_CSS_MAX_BINARY_NAME+10];
static char ring_buffer[200];
void ia_css_debug_dtrace(unsigned int level, const char *fmt, ...)
{
va_list ap;
va_start(ap, fmt);
ia_css_debug_vdtrace(level, fmt, ap);
va_end(ap);
}
static void debug_dump_long_array_formatted(
const sp_ID_t sp_id,
hrt_address stack_sp_addr,
unsigned stack_size)
{
unsigned int i;
uint32_t val;
uint32_t addr = (uint32_t) stack_sp_addr;
uint32_t stack_size_words = CEIL_DIV(stack_size, sizeof(uint32_t));
/* When size is not multiple of four, last word is only relevant for
* remaining bytes */
for (i = 0; i < stack_size_words; i++) {
val = sp_dmem_load_uint32(sp_id, (hrt_address)addr);
if ((i%8) == 0)
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE, "\n");
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE, "0x%08x ", val);
addr += sizeof(uint32_t);
}
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE, "\n");
}
static void debug_dump_sp_stack_info(
const sp_ID_t sp_id)
{
const struct ia_css_fw_info *fw;
unsigned int HIVE_ADDR_sp_threads_stack;
unsigned int HIVE_ADDR_sp_threads_stack_size;
uint32_t stack_sizes[MAX_THREAD_NUM];
uint32_t stack_sp_addr[MAX_THREAD_NUM];
unsigned int i;
fw = &sh_css_sp_fw;
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE, "sp_id(%u) stack info\n", sp_id);
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE,
"from objects stack_addr_offset:0x%x stack_size_offset:0x%x\n",
fw->info.sp.threads_stack,
fw->info.sp.threads_stack_size);
HIVE_ADDR_sp_threads_stack = fw->info.sp.threads_stack;
HIVE_ADDR_sp_threads_stack_size = fw->info.sp.threads_stack_size;
if (fw->info.sp.threads_stack == 0 ||
fw->info.sp.threads_stack_size == 0)
return;
(void) HIVE_ADDR_sp_threads_stack;
(void) HIVE_ADDR_sp_threads_stack_size;
sp_dmem_load(sp_id,
(unsigned int)sp_address_of(sp_threads_stack),
&stack_sp_addr, sizeof(stack_sp_addr));
sp_dmem_load(sp_id,
(unsigned int)sp_address_of(sp_threads_stack_size),
&stack_sizes, sizeof(stack_sizes));
for (i = 0 ; i < MAX_THREAD_NUM; i++) {
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE,
"thread: %u stack_addr: 0x%08x stack_size: %u\n",
i, stack_sp_addr[i], stack_sizes[i]);
debug_dump_long_array_formatted(sp_id, (hrt_address)stack_sp_addr[i],
stack_sizes[i]);
}
}
void ia_css_debug_dump_sp_stack_info(void)
{
debug_dump_sp_stack_info(SP0_ID);
}
void ia_css_debug_set_dtrace_level(const unsigned int trace_level)
{
ia_css_debug_trace_level = trace_level;
return;
}
unsigned int ia_css_debug_get_dtrace_level(void)
{
return ia_css_debug_trace_level;
}
static const char *debug_stream_format2str(const enum ia_css_stream_format stream_format)
{
switch (stream_format) {
case IA_CSS_STREAM_FORMAT_YUV420_8_LEGACY:
return "yuv420-8-legacy";
case IA_CSS_STREAM_FORMAT_YUV420_8:
return "yuv420-8";
case IA_CSS_STREAM_FORMAT_YUV420_10:
return "yuv420-10";
case IA_CSS_STREAM_FORMAT_YUV420_16:
return "yuv420-16";
case IA_CSS_STREAM_FORMAT_YUV422_8:
return "yuv422-8";
case IA_CSS_STREAM_FORMAT_YUV422_10:
return "yuv422-10";
case IA_CSS_STREAM_FORMAT_YUV422_16:
return "yuv422-16";
case IA_CSS_STREAM_FORMAT_RGB_444:
return "rgb444";
case IA_CSS_STREAM_FORMAT_RGB_555:
return "rgb555";
case IA_CSS_STREAM_FORMAT_RGB_565:
return "rgb565";
case IA_CSS_STREAM_FORMAT_RGB_666:
return "rgb666";
case IA_CSS_STREAM_FORMAT_RGB_888:
return "rgb888";
case IA_CSS_STREAM_FORMAT_RAW_6:
return "raw6";
case IA_CSS_STREAM_FORMAT_RAW_7:
return "raw7";
case IA_CSS_STREAM_FORMAT_RAW_8:
return "raw8";
case IA_CSS_STREAM_FORMAT_RAW_10:
return "raw10";
case IA_CSS_STREAM_FORMAT_RAW_12:
return "raw12";
case IA_CSS_STREAM_FORMAT_RAW_14:
return "raw14";
case IA_CSS_STREAM_FORMAT_RAW_16:
return "raw16";
case IA_CSS_STREAM_FORMAT_BINARY_8:
return "binary8";
case IA_CSS_STREAM_FORMAT_GENERIC_SHORT1:
return "generic-short1";
case IA_CSS_STREAM_FORMAT_GENERIC_SHORT2:
return "generic-short2";
case IA_CSS_STREAM_FORMAT_GENERIC_SHORT3:
return "generic-short3";
case IA_CSS_STREAM_FORMAT_GENERIC_SHORT4:
return "generic-short4";
case IA_CSS_STREAM_FORMAT_GENERIC_SHORT5:
return "generic-short5";
case IA_CSS_STREAM_FORMAT_GENERIC_SHORT6:
return "generic-short6";
case IA_CSS_STREAM_FORMAT_GENERIC_SHORT7:
return "generic-short7";
case IA_CSS_STREAM_FORMAT_GENERIC_SHORT8:
return "generic-short8";
case IA_CSS_STREAM_FORMAT_YUV420_8_SHIFT:
return "yuv420-8-shift";
case IA_CSS_STREAM_FORMAT_YUV420_10_SHIFT:
return "yuv420-10-shift";
case IA_CSS_STREAM_FORMAT_EMBEDDED:
return "embedded-8";
case IA_CSS_STREAM_FORMAT_USER_DEF1:
return "user-def-8-type-1";
case IA_CSS_STREAM_FORMAT_USER_DEF2:
return "user-def-8-type-2";
case IA_CSS_STREAM_FORMAT_USER_DEF3:
return "user-def-8-type-3";
case IA_CSS_STREAM_FORMAT_USER_DEF4:
return "user-def-8-type-4";
case IA_CSS_STREAM_FORMAT_USER_DEF5:
return "user-def-8-type-5";
case IA_CSS_STREAM_FORMAT_USER_DEF6:
return "user-def-8-type-6";
case IA_CSS_STREAM_FORMAT_USER_DEF7:
return "user-def-8-type-7";
case IA_CSS_STREAM_FORMAT_USER_DEF8:
return "user-def-8-type-8";
default:
assert(!"Unknown stream format");
return "unknown-stream-format";
}
};
static const char *debug_frame_format2str(const enum ia_css_frame_format frame_format)
{
switch (frame_format) {
case IA_CSS_FRAME_FORMAT_NV11:
return "NV11";
case IA_CSS_FRAME_FORMAT_NV12:
return "NV12";
case IA_CSS_FRAME_FORMAT_NV12_16:
return "NV12_16";
case IA_CSS_FRAME_FORMAT_NV12_TILEY:
return "NV12_TILEY";
case IA_CSS_FRAME_FORMAT_NV16:
return "NV16";
case IA_CSS_FRAME_FORMAT_NV21:
return "NV21";
case IA_CSS_FRAME_FORMAT_NV61:
return "NV61";
case IA_CSS_FRAME_FORMAT_YV12:
return "YV12";
case IA_CSS_FRAME_FORMAT_YV16:
return "YV16";
case IA_CSS_FRAME_FORMAT_YUV420:
return "YUV420";
case IA_CSS_FRAME_FORMAT_YUV420_16:
return "YUV420_16";
case IA_CSS_FRAME_FORMAT_YUV422:
return "YUV422";
case IA_CSS_FRAME_FORMAT_YUV422_16:
return "YUV422_16";
case IA_CSS_FRAME_FORMAT_UYVY:
return "UYVY";
case IA_CSS_FRAME_FORMAT_YUYV:
return "YUYV";
case IA_CSS_FRAME_FORMAT_YUV444:
return "YUV444";
case IA_CSS_FRAME_FORMAT_YUV_LINE:
return "YUV_LINE";
case IA_CSS_FRAME_FORMAT_RAW:
return "RAW";
case IA_CSS_FRAME_FORMAT_RGB565:
return "RGB565";
case IA_CSS_FRAME_FORMAT_PLANAR_RGB888:
return "PLANAR_RGB888";
case IA_CSS_FRAME_FORMAT_RGBA888:
return "RGBA888";
case IA_CSS_FRAME_FORMAT_QPLANE6:
return "QPLANE6";
case IA_CSS_FRAME_FORMAT_BINARY_8:
return "BINARY_8";
case IA_CSS_FRAME_FORMAT_MIPI:
return "MIPI";
case IA_CSS_FRAME_FORMAT_RAW_PACKED:
return "RAW_PACKED";
case IA_CSS_FRAME_FORMAT_CSI_MIPI_YUV420_8:
return "CSI_MIPI_YUV420_8";
case IA_CSS_FRAME_FORMAT_CSI_MIPI_LEGACY_YUV420_8:
return "CSI_MIPI_LEGACY_YUV420_8";
case IA_CSS_FRAME_FORMAT_CSI_MIPI_YUV420_10:
return "CSI_MIPI_YUV420_10";
default:
assert(!"Unknown frame format");
return "unknown-frame-format";
}
}
static void debug_print_sp_state(const sp_state_t *state, const char *cell)
{
assert(cell != NULL);
assert(state != NULL);
ia_css_debug_dtrace(2, "%s state:\n", cell);
ia_css_debug_dtrace(2, "\t%-32s: 0x%X\n", "PC", state->pc);
ia_css_debug_dtrace(2, "\t%-32s: 0x%X\n", "Status register",
state->status_register);
ia_css_debug_dtrace(2, "\t%-32s: %d\n", "Is broken", state->is_broken);
ia_css_debug_dtrace(2, "\t%-32s: %d\n", "Is idle", state->is_idle);
ia_css_debug_dtrace(2, "\t%-32s: %d\n", "Is sleeping",
state->is_sleeping);
ia_css_debug_dtrace(2, "\t%-32s: %d\n", "Is stalling",
state->is_stalling);
return;
}
static void debug_print_isp_state(const isp_state_t *state, const char *cell)
{
assert(state != NULL);
assert(cell != NULL);
ia_css_debug_dtrace(2, "%s state:\n", cell);
ia_css_debug_dtrace(2, "\t%-32s: 0x%X\n", "PC", state->pc);
ia_css_debug_dtrace(2, "\t%-32s: 0x%X\n", "Status register",
state->status_register);
ia_css_debug_dtrace(2, "\t%-32s: %d\n", "Is broken", state->is_broken);
ia_css_debug_dtrace(2, "\t%-32s: %d\n", "Is idle", state->is_idle);
ia_css_debug_dtrace(2, "\t%-32s: %d\n", "Is sleeping",
state->is_sleeping);
ia_css_debug_dtrace(2, "\t%-32s: %d\n", "Is stalling",
state->is_stalling);
return;
}
void ia_css_debug_dump_isp_state(void)
{
isp_state_t state;
isp_stall_t stall;
isp_get_state(ISP0_ID, &state, &stall);
debug_print_isp_state(&state, "ISP");
if (state.is_stalling) {
#if !defined(HAS_NO_INPUT_FORMATTER)
ia_css_debug_dtrace(2, "\t%-32s: %d\n",
"[0] if_prim_a_FIFO stalled", stall.fifo0);
ia_css_debug_dtrace(2, "\t%-32s: %d\n",
"[1] if_prim_b_FIFO stalled", stall.fifo1);
#endif
ia_css_debug_dtrace(2, "\t%-32s: %d\n", "[2] dma_FIFO stalled",
stall.fifo2);
#if defined(HAS_ISP_2400_MAMOIADA) || defined(HAS_ISP_2401_MAMOIADA) || defined(IS_ISP_2500_SYSTEM)
ia_css_debug_dtrace(2, "\t%-32s: %d\n", "[3] gdc0_FIFO stalled",
stall.fifo3);
#if !defined(IS_ISP_2500_SYSTEM)
ia_css_debug_dtrace(2, "\t%-32s: %d\n", "[4] gdc1_FIFO stalled",
stall.fifo4);
ia_css_debug_dtrace(2, "\t%-32s: %d\n", "[5] gpio_FIFO stalled",
stall.fifo5);
#endif
ia_css_debug_dtrace(2, "\t%-32s: %d\n", "[6] sp_FIFO stalled",
stall.fifo6);
#else
#error "ia_css_debug: ISP cell must be one of {2400_MAMOIADA,, 2401_MAMOIADA, 2500_SKYCAM}"
#endif
ia_css_debug_dtrace(2, "\t%-32s: %d\n",
"status & control stalled",
stall.stat_ctrl);
ia_css_debug_dtrace(2, "\t%-32s: %d\n", "dmem stalled",
stall.dmem);
ia_css_debug_dtrace(2, "\t%-32s: %d\n", "vmem stalled",
stall.vmem);
ia_css_debug_dtrace(2, "\t%-32s: %d\n", "vamem1 stalled",
stall.vamem1);
ia_css_debug_dtrace(2, "\t%-32s: %d\n", "vamem2 stalled",
stall.vamem2);
#if defined(HAS_ISP_2400_MAMOIADA) || defined(HAS_ISP_2401_MAMOIADA)
ia_css_debug_dtrace(2, "\t%-32s: %d\n", "vamem3 stalled",
stall.vamem3);
ia_css_debug_dtrace(2, "\t%-32s: %d\n", "hmem stalled",
stall.hmem);
ia_css_debug_dtrace(2, "\t%-32s: %d\n", "pmem stalled",
stall.pmem);
#endif
}
return;
}
void ia_css_debug_dump_sp_state(void)
{
sp_state_t state;
sp_stall_t stall;
sp_get_state(SP0_ID, &state, &stall);
debug_print_sp_state(&state, "SP");
if (state.is_stalling) {
#if defined(HAS_SP_2400) || defined(IS_ISP_2500_SYSTEM)
#if !defined(HAS_NO_INPUT_SYSTEM)
ia_css_debug_dtrace(2, "\t%-32s: %d\n", "isys_FIFO stalled",
stall.fifo0);
ia_css_debug_dtrace(2, "\t%-32s: %d\n", "if_sec_FIFO stalled",
stall.fifo1);
#endif
ia_css_debug_dtrace(2, "\t%-32s: %d\n",
"str_to_mem_FIFO stalled", stall.fifo2);
ia_css_debug_dtrace(2, "\t%-32s: %d\n", "dma_FIFO stalled",
stall.fifo3);
#if !defined(HAS_NO_INPUT_FORMATTER)
ia_css_debug_dtrace(2, "\t%-32s: %d\n",
"if_prim_a_FIFO stalled", stall.fifo4);
#endif
ia_css_debug_dtrace(2, "\t%-32s: %d\n", "isp_FIFO stalled",
stall.fifo5);
ia_css_debug_dtrace(2, "\t%-32s: %d\n", "gp_FIFO stalled",
stall.fifo6);
#if !defined(HAS_NO_INPUT_FORMATTER)
ia_css_debug_dtrace(2, "\t%-32s: %d\n",
"if_prim_b_FIFO stalled", stall.fifo7);
#endif
ia_css_debug_dtrace(2, "\t%-32s: %d\n", "gdc0_FIFO stalled",
stall.fifo8);
#if !defined(IS_ISP_2500_SYSTEM)
ia_css_debug_dtrace(2, "\t%-32s: %d\n", "gdc1_FIFO stalled",
stall.fifo9);
#endif
ia_css_debug_dtrace(2, "\t%-32s: %d\n", "irq FIFO stalled",
stall.fifoa);
#else
#error "ia_css_debug: SP cell must be one of {SP2400, SP2500}"
#endif
ia_css_debug_dtrace(2, "\t%-32s: %d\n", "dmem stalled",
stall.dmem);
ia_css_debug_dtrace(2, "\t%-32s: %d\n",
"control master stalled",
stall.control_master);
ia_css_debug_dtrace(2, "\t%-32s: %d\n",
"i-cache master stalled",
stall.icache_master);
}
ia_css_debug_dump_trace();
return;
}
static void debug_print_fifo_channel_state(const fifo_channel_state_t *state,
const char *descr)
{
assert(state != NULL);
assert(descr != NULL);
ia_css_debug_dtrace(2, "FIFO channel: %s\n", descr);
ia_css_debug_dtrace(2, "\t%-32s: %d\n", "source valid",
state->src_valid);
ia_css_debug_dtrace(2, "\t%-32s: %d\n", "fifo accept",
state->fifo_accept);
ia_css_debug_dtrace(2, "\t%-32s: %d\n", "fifo valid",
state->fifo_valid);
ia_css_debug_dtrace(2, "\t%-32s: %d\n", "sink accept",
state->sink_accept);
return;
}
#if !defined(HAS_NO_INPUT_FORMATTER) && defined(USE_INPUT_SYSTEM_VERSION_2)
void ia_css_debug_dump_pif_a_isp_fifo_state(void)
{
fifo_channel_state_t pif_to_isp, isp_to_pif;
fifo_channel_get_state(FIFO_MONITOR0_ID,
FIFO_CHANNEL_IF0_TO_ISP0, &pif_to_isp);
fifo_channel_get_state(FIFO_MONITOR0_ID,
FIFO_CHANNEL_ISP0_TO_IF0, &isp_to_pif);
debug_print_fifo_channel_state(&pif_to_isp, "Primary IF A to ISP");
debug_print_fifo_channel_state(&isp_to_pif, "ISP to Primary IF A");
}
void ia_css_debug_dump_pif_b_isp_fifo_state(void)
{
fifo_channel_state_t pif_to_isp, isp_to_pif;
fifo_channel_get_state(FIFO_MONITOR0_ID,
FIFO_CHANNEL_IF1_TO_ISP0, &pif_to_isp);
fifo_channel_get_state(FIFO_MONITOR0_ID,
FIFO_CHANNEL_ISP0_TO_IF1, &isp_to_pif);
debug_print_fifo_channel_state(&pif_to_isp, "Primary IF B to ISP");
debug_print_fifo_channel_state(&isp_to_pif, "ISP to Primary IF B");
}
void ia_css_debug_dump_str2mem_sp_fifo_state(void)
{
fifo_channel_state_t s2m_to_sp, sp_to_s2m;
fifo_channel_get_state(FIFO_MONITOR0_ID,
FIFO_CHANNEL_STREAM2MEM0_TO_SP0, &s2m_to_sp);
fifo_channel_get_state(FIFO_MONITOR0_ID,
FIFO_CHANNEL_SP0_TO_STREAM2MEM0, &sp_to_s2m);
debug_print_fifo_channel_state(&s2m_to_sp, "Stream-to-memory to SP");
debug_print_fifo_channel_state(&sp_to_s2m, "SP to stream-to-memory");
}
static void debug_print_if_state(input_formatter_state_t *state, const char *id)
{
unsigned int val;
#if defined(HAS_INPUT_FORMATTER_VERSION_1)
const char *st_reset = (state->reset ? "Active" : "Not active");
#endif
const char *st_vsync_active_low =
(state->vsync_active_low ? "low" : "high");
const char *st_hsync_active_low =
(state->hsync_active_low ? "low" : "high");
const char *fsm_sync_status_str = "unknown";
const char *fsm_crop_status_str = "unknown";
const char *fsm_padding_status_str = "unknown";
int st_stline = state->start_line;
int st_stcol = state->start_column;
int st_crpht = state->cropped_height;
int st_crpwd = state->cropped_width;
int st_verdcm = state->ver_decimation;
int st_hordcm = state->hor_decimation;
int st_ver_deinterleaving = state->ver_deinterleaving;
int st_hor_deinterleaving = state->hor_deinterleaving;
int st_leftpd = state->left_padding;
int st_eoloff = state->eol_offset;
int st_vmstartaddr = state->vmem_start_address;
int st_vmendaddr = state->vmem_end_address;
int st_vmincr = state->vmem_increment;
int st_yuv420 = state->is_yuv420;
int st_allow_fifo_overflow = state->allow_fifo_overflow;
int st_block_fifo_when_no_req = state->block_fifo_when_no_req;
assert(state != NULL);
ia_css_debug_dtrace(2, "InputFormatter State (%s):\n", id);
ia_css_debug_dtrace(2, "\tConfiguration:\n");
#if defined(HAS_INPUT_FORMATTER_VERSION_1)
ia_css_debug_dtrace(2, "\t\t%-32s: %s\n", "Software reset", st_reset);
#endif
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n", "Start line", st_stline);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n", "Start column", st_stcol);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n", "Cropped height", st_crpht);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n", "Cropped width", st_crpwd);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n", "Ver decimation", st_verdcm);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n", "Hor decimation", st_hordcm);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"Ver deinterleaving", st_ver_deinterleaving);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"Hor deinterleaving", st_hor_deinterleaving);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n", "Left padding", st_leftpd);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"EOL offset (bytes)", st_eoloff);
ia_css_debug_dtrace(2, "\t\t%-32s: 0x%06X\n",
"VMEM start address", st_vmstartaddr);
ia_css_debug_dtrace(2, "\t\t%-32s: 0x%06X\n",
"VMEM end address", st_vmendaddr);
ia_css_debug_dtrace(2, "\t\t%-32s: 0x%06X\n",
"VMEM increment", st_vmincr);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n", "YUV 420 format", st_yuv420);
ia_css_debug_dtrace(2, "\t\t%-32s: Active %s\n",
"Vsync", st_vsync_active_low);
ia_css_debug_dtrace(2, "\t\t%-32s: Active %s\n",
"Hsync", st_hsync_active_low);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"Allow FIFO overflow", st_allow_fifo_overflow);
/* Flag that tells whether the IF gives backpressure on frames */
/*
* FYI, this is only on the frame request (indicate), when the IF has
* synch'd on a frame it will always give back pressure
*/
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"Block when no request", st_block_fifo_when_no_req);
#if defined(HAS_INPUT_FORMATTER_VERSION_2)
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"IF_BLOCKED_FIFO_NO_REQ_ADDRESS",
input_formatter_reg_load(INPUT_FORMATTER0_ID,
HIVE_IF_BLOCK_FIFO_NO_REQ_ADDRESS)
);
ia_css_debug_dtrace(2, "\t%-32s:\n", "InputSwitch State");
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"_REG_GP_IFMT_input_switch_lut_reg0",
gp_device_reg_load(GP_DEVICE0_ID,
_REG_GP_IFMT_input_switch_lut_reg0));
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"_REG_GP_IFMT_input_switch_lut_reg1",
gp_device_reg_load(GP_DEVICE0_ID,
_REG_GP_IFMT_input_switch_lut_reg1));
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"_REG_GP_IFMT_input_switch_lut_reg2",
gp_device_reg_load(GP_DEVICE0_ID,
_REG_GP_IFMT_input_switch_lut_reg2));
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"_REG_GP_IFMT_input_switch_lut_reg3",
gp_device_reg_load(GP_DEVICE0_ID,
_REG_GP_IFMT_input_switch_lut_reg3));
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"_REG_GP_IFMT_input_switch_lut_reg4",
gp_device_reg_load(GP_DEVICE0_ID,
_REG_GP_IFMT_input_switch_lut_reg4));
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"_REG_GP_IFMT_input_switch_lut_reg5",
gp_device_reg_load(GP_DEVICE0_ID,
_REG_GP_IFMT_input_switch_lut_reg5));
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"_REG_GP_IFMT_input_switch_lut_reg6",
gp_device_reg_load(GP_DEVICE0_ID,
_REG_GP_IFMT_input_switch_lut_reg6));
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"_REG_GP_IFMT_input_switch_lut_reg7",
gp_device_reg_load(GP_DEVICE0_ID,
_REG_GP_IFMT_input_switch_lut_reg7));
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"_REG_GP_IFMT_input_switch_fsync_lut",
gp_device_reg_load(GP_DEVICE0_ID,
_REG_GP_IFMT_input_switch_fsync_lut));
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"_REG_GP_IFMT_srst",
gp_device_reg_load(GP_DEVICE0_ID,
_REG_GP_IFMT_srst));
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"_REG_GP_IFMT_slv_reg_srst",
gp_device_reg_load(GP_DEVICE0_ID,
_REG_GP_IFMT_slv_reg_srst));
#endif
ia_css_debug_dtrace(2, "\tFSM Status:\n");
val = state->fsm_sync_status;
if (val > 7)
fsm_sync_status_str = "ERROR";
switch (val & 0x7) {
case 0:
fsm_sync_status_str = "idle";
break;
case 1:
fsm_sync_status_str = "request frame";
break;
case 2:
fsm_sync_status_str = "request lines";
break;
case 3:
fsm_sync_status_str = "request vectors";
break;
case 4:
fsm_sync_status_str = "send acknowledge";
break;
default:
fsm_sync_status_str = "unknown";
break;
}
ia_css_debug_dtrace(2, "\t\t%-32s: (0x%X: %s)\n",
"FSM Synchronization Status", val,
fsm_sync_status_str);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"FSM Synchronization Counter",
state->fsm_sync_counter);
val = state->fsm_crop_status;
if (val > 7)
fsm_crop_status_str = "ERROR";
switch (val & 0x7) {
case 0:
fsm_crop_status_str = "idle";
break;
case 1:
fsm_crop_status_str = "wait line";
break;
case 2:
fsm_crop_status_str = "crop line";
break;
case 3:
fsm_crop_status_str = "crop pixel";
break;
case 4:
fsm_crop_status_str = "pass pixel";
break;
case 5:
fsm_crop_status_str = "pass line";
break;
case 6:
fsm_crop_status_str = "lost line";
break;
default:
fsm_crop_status_str = "unknown";
break;
}
ia_css_debug_dtrace(2, "\t\t%-32s: (0x%X: %s)\n",
"FSM Crop Status", val, fsm_crop_status_str);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"FSM Crop Line Counter",
state->fsm_crop_line_counter);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"FSM Crop Pixel Counter",
state->fsm_crop_pixel_counter);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"FSM Deinterleaving idx buffer",
state->fsm_deinterleaving_index);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"FSM H decimation counter",
state->fsm_dec_h_counter);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"FSM V decimation counter",
state->fsm_dec_v_counter);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"FSM block V decimation counter",
state->fsm_dec_block_v_counter);
val = state->fsm_padding_status;
if (val > 7)
fsm_padding_status_str = "ERROR";
switch (val & 0x7) {
case 0:
fsm_padding_status_str = "idle";
break;
case 1:
fsm_padding_status_str = "left pad";
break;
case 2:
fsm_padding_status_str = "write";
break;
case 3:
fsm_padding_status_str = "right pad";
break;
case 4:
fsm_padding_status_str = "send end of line";
break;
default:
fsm_padding_status_str = "unknown";
break;
}
ia_css_debug_dtrace(2, "\t\t%-32s: (0x%X: %s)\n", "FSM Padding Status",
val, fsm_padding_status_str);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"FSM Padding element idx counter",
state->fsm_padding_elem_counter);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n", "FSM Vector support error",
state->fsm_vector_support_error);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n", "FSM Vector support buf full",
state->fsm_vector_buffer_full);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n", "FSM Vector support",
state->vector_support);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n", "Fifo sensor data lost",
state->sensor_data_lost);
return;
}
static void debug_print_if_bin_state(input_formatter_bin_state_t *state)
{
ia_css_debug_dtrace(2, "Stream-to-memory state:\n");
ia_css_debug_dtrace(2, "\t%-32s: %d\n", "reset", state->reset);
ia_css_debug_dtrace(2, "\t%-32s: %d\n", "input endianness",
state->input_endianness);
ia_css_debug_dtrace(2, "\t%-32s: %d\n", "output endianness",
state->output_endianness);
ia_css_debug_dtrace(2, "\t%-32s: %d\n", "bitswap", state->bitswap);
ia_css_debug_dtrace(2, "\t%-32s: %d\n", "block_synch",
state->block_synch);
ia_css_debug_dtrace(2, "\t%-32s: %d\n", "packet_synch",
state->packet_synch);
ia_css_debug_dtrace(2, "\t%-32s: %d\n", "readpostwrite_sync",
state->readpostwrite_synch);
ia_css_debug_dtrace(2, "\t%-32s: %d\n", "is_2ppc", state->is_2ppc);
ia_css_debug_dtrace(2, "\t%-32s: %d\n", "en_status_update",
state->en_status_update);
}
void ia_css_debug_dump_if_state(void)
{
input_formatter_state_t if_state;
input_formatter_bin_state_t if_bin_state;
input_formatter_get_state(INPUT_FORMATTER0_ID, &if_state);
debug_print_if_state(&if_state, "Primary IF A");
ia_css_debug_dump_pif_a_isp_fifo_state();
input_formatter_get_state(INPUT_FORMATTER1_ID, &if_state);
debug_print_if_state(&if_state, "Primary IF B");
ia_css_debug_dump_pif_b_isp_fifo_state();
input_formatter_bin_get_state(INPUT_FORMATTER3_ID, &if_bin_state);
debug_print_if_bin_state(&if_bin_state);
ia_css_debug_dump_str2mem_sp_fifo_state();
}
#endif
void ia_css_debug_dump_dma_state(void)
{
/* note: the var below is made static as it is quite large;
if it is not static it ends up on the stack which could
cause issues for drivers
*/
static dma_state_t state;
int i, ch_id;
const char *fsm_cmd_st_lbl = "FSM Command flag state";
const char *fsm_ctl_st_lbl = "FSM Control flag state";
const char *fsm_ctl_state = NULL;
const char *fsm_ctl_flag = NULL;
const char *fsm_pack_st = NULL;
const char *fsm_read_st = NULL;
const char *fsm_write_st = NULL;
char last_cmd_str[64];
dma_get_state(DMA0_ID, &state);
/* Print header for DMA dump status */
ia_css_debug_dtrace(2, "DMA dump status:\n");
/* Print FSM command flag state */
if (state.fsm_command_idle)
ia_css_debug_dtrace(2, "\t%-32s: %s\n", fsm_cmd_st_lbl, "IDLE");
if (state.fsm_command_run)
ia_css_debug_dtrace(2, "\t%-32s: %s\n", fsm_cmd_st_lbl, "RUN");
if (state.fsm_command_stalling)
ia_css_debug_dtrace(2, "\t%-32s: %s\n", fsm_cmd_st_lbl,
"STALL");
if (state.fsm_command_error)
ia_css_debug_dtrace(2, "\t%-32s: %s\n", fsm_cmd_st_lbl,
"ERROR");
/* Print last command along with the channel */
ch_id = state.last_command_channel;
switch (state.last_command) {
case DMA_COMMAND_READ:
snprintf(last_cmd_str, 64,
"Read 2D Block [Channel: %d]", ch_id);
break;
case DMA_COMMAND_WRITE:
snprintf(last_cmd_str, 64,
"Write 2D Block [Channel: %d]", ch_id);
break;
case DMA_COMMAND_SET_CHANNEL:
snprintf(last_cmd_str, 64, "Set Channel [Channel: %d]", ch_id);
break;
case DMA_COMMAND_SET_PARAM:
snprintf(last_cmd_str, 64,
"Set Param: %d [Channel: %d]",
state.last_command_param, ch_id);
break;
case DMA_COMMAND_READ_SPECIFIC:
snprintf(last_cmd_str, 64,
"Read Specific 2D Block [Channel: %d]", ch_id);
break;
case DMA_COMMAND_WRITE_SPECIFIC:
snprintf(last_cmd_str, 64,
"Write Specific 2D Block [Channel: %d]", ch_id);
break;
case DMA_COMMAND_INIT:
snprintf(last_cmd_str, 64,
"Init 2D Block on Device A [Channel: %d]", ch_id);
break;
case DMA_COMMAND_INIT_SPECIFIC:
snprintf(last_cmd_str, 64,
"Init Specific 2D Block [Channel: %d]", ch_id);
break;
case DMA_COMMAND_RST:
snprintf(last_cmd_str, 64, "DMA SW Reset");
break;
case N_DMA_COMMANDS:
snprintf(last_cmd_str, 64, "UNKNOWN");
break;
default:
snprintf(last_cmd_str, 64,
"unknown [Channel: %d]", ch_id);
break;
}
ia_css_debug_dtrace(2, "\t%-32s: (0x%X : %s)\n",
"last command received", state.last_command,
last_cmd_str);
/* Print DMA registers */
ia_css_debug_dtrace(2, "\t%-32s\n",
"DMA registers, connection group 0");
ia_css_debug_dtrace(2, "\t\t%-32s: 0x%X\n", "Cmd Fifo Command",
state.current_command);
ia_css_debug_dtrace(2, "\t\t%-32s: 0x%X\n", "Cmd Fifo Address A",
state.current_addr_a);
ia_css_debug_dtrace(2, "\t\t%-32s: 0x%X\n", "Cmd Fifo Address B",
state.current_addr_b);
if (state.fsm_ctrl_idle)
fsm_ctl_flag = "IDLE";
else if (state.fsm_ctrl_run)
fsm_ctl_flag = "RUN";
else if (state.fsm_ctrl_stalling)
fsm_ctl_flag = "STAL";
else if (state.fsm_ctrl_error)
fsm_ctl_flag = "ERROR";
else
fsm_ctl_flag = "UNKNOWN";
switch (state.fsm_ctrl_state) {
case DMA_CTRL_STATE_IDLE:
fsm_ctl_state = "Idle state";
break;
case DMA_CTRL_STATE_REQ_RCV:
fsm_ctl_state = "Req Rcv state";
break;
case DMA_CTRL_STATE_RCV:
fsm_ctl_state = "Rcv state";
break;
case DMA_CTRL_STATE_RCV_REQ:
fsm_ctl_state = "Rcv Req state";
break;
case DMA_CTRL_STATE_INIT:
fsm_ctl_state = "Init state";
break;
case N_DMA_CTRL_STATES:
fsm_ctl_state = "Unknown";
break;
}
ia_css_debug_dtrace(2, "\t\t%-32s: %s -> %s\n", fsm_ctl_st_lbl,
fsm_ctl_flag, fsm_ctl_state);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n", "FSM Ctrl source dev",
state.fsm_ctrl_source_dev);
ia_css_debug_dtrace(2, "\t\t%-32s: 0x%X\n", "FSM Ctrl source addr",
state.fsm_ctrl_source_addr);
ia_css_debug_dtrace(2, "\t\t%-32s: 0x%X\n", "FSM Ctrl source stride",
state.fsm_ctrl_source_stride);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n", "FSM Ctrl source width",
state.fsm_ctrl_source_width);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n", "FSM Ctrl source height",
state.fsm_ctrl_source_height);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n", "FSM Ctrl pack source dev",
state.fsm_ctrl_pack_source_dev);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n", "FSM Ctrl pack dest dev",
state.fsm_ctrl_pack_dest_dev);
ia_css_debug_dtrace(2, "\t\t%-32s: 0x%X\n", "FSM Ctrl dest addr",
state.fsm_ctrl_dest_addr);
ia_css_debug_dtrace(2, "\t\t%-32s: 0x%X\n", "FSM Ctrl dest stride",
state.fsm_ctrl_dest_stride);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n", "FSM Ctrl pack source width",
state.fsm_ctrl_pack_source_width);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n", "FSM Ctrl pack dest height",
state.fsm_ctrl_pack_dest_height);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n", "FSM Ctrl pack dest width",
state.fsm_ctrl_pack_dest_width);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n", "FSM Ctrl pack source elems",
state.fsm_ctrl_pack_source_elems);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n", "FSM Ctrl pack dest elems",
state.fsm_ctrl_pack_dest_elems);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n", "FSM Ctrl pack extension",
state.fsm_ctrl_pack_extension);
if (state.pack_idle)
fsm_pack_st = "IDLE";
if (state.pack_run)
fsm_pack_st = "RUN";
if (state.pack_stalling)
fsm_pack_st = "STALL";
if (state.pack_error)
fsm_pack_st = "ERROR";
ia_css_debug_dtrace(2, "\t\t%-32s: %s\n", "FSM Pack flag state",
fsm_pack_st);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n", "FSM Pack cnt height",
state.pack_cnt_height);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n", "FSM Pack src cnt width",
state.pack_src_cnt_width);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n", "FSM Pack dest cnt width",
state.pack_dest_cnt_width);
if (state.read_state == DMA_RW_STATE_IDLE)
fsm_read_st = "Idle state";
if (state.read_state == DMA_RW_STATE_REQ)
fsm_read_st = "Req state";
if (state.read_state == DMA_RW_STATE_NEXT_LINE)
fsm_read_st = "Next line";
if (state.read_state == DMA_RW_STATE_UNLOCK_CHANNEL)
fsm_read_st = "Unlock channel";
ia_css_debug_dtrace(2, "\t\t%-32s: %s\n", "FSM Read state",
fsm_read_st);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n", "FSM Read cnt height",
state.read_cnt_height);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n", "FSM Read cnt width",
state.read_cnt_width);
if (state.write_state == DMA_RW_STATE_IDLE)
fsm_write_st = "Idle state";
if (state.write_state == DMA_RW_STATE_REQ)
fsm_write_st = "Req state";
if (state.write_state == DMA_RW_STATE_NEXT_LINE)
fsm_write_st = "Next line";
if (state.write_state == DMA_RW_STATE_UNLOCK_CHANNEL)
fsm_write_st = "Unlock channel";
ia_css_debug_dtrace(2, "\t\t%-32s: %s\n", "FSM Write state",
fsm_write_st);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n", "FSM Write height",
state.write_height);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n", "FSM Write width",
state.write_width);
for (i = 0; i < HIVE_ISP_NUM_DMA_CONNS; i++) {
dma_port_state_t *port = &(state.port_states[i]);
ia_css_debug_dtrace(2, "\tDMA device interface %d\n", i);
ia_css_debug_dtrace(2, "\t\tDMA internal side state\n");
ia_css_debug_dtrace(2,
"\t\t\tCS:%d - We_n:%d - Run:%d - Ack:%d\n",
port->req_cs, port->req_we_n, port->req_run,
port->req_ack);
ia_css_debug_dtrace(2, "\t\tMaster Output side state\n");
ia_css_debug_dtrace(2,
"\t\t\tCS:%d - We_n:%d - Run:%d - Ack:%d\n",
port->send_cs, port->send_we_n,
port->send_run, port->send_ack);
ia_css_debug_dtrace(2, "\t\tFifo state\n");
if (port->fifo_state == DMA_FIFO_STATE_WILL_BE_FULL)
ia_css_debug_dtrace(2, "\t\t\tFiFo will be full\n");
else if (port->fifo_state == DMA_FIFO_STATE_FULL)
ia_css_debug_dtrace(2, "\t\t\tFifo Full\n");
else if (port->fifo_state == DMA_FIFO_STATE_EMPTY)
ia_css_debug_dtrace(2, "\t\t\tFifo Empty\n");
else
ia_css_debug_dtrace(2, "\t\t\tFifo state unknown\n");
ia_css_debug_dtrace(2, "\t\tFifo counter %d\n\n",
port->fifo_counter);
}
for (i = 0; i < HIVE_DMA_NUM_CHANNELS; i++) {
dma_channel_state_t *ch = &(state.channel_states[i]);
ia_css_debug_dtrace(2, "\t%-32s: %d\n", "DMA channel register",
i);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n", "Connection",
ch->connection);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n", "Sign extend",
ch->sign_extend);
ia_css_debug_dtrace(2, "\t\t%-32s: 0x%X\n", "Stride Dev A",
ch->stride_a);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n", "Elems Dev A",
ch->elems_a);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n", "Cropping Dev A",
ch->cropping_a);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n", "Width Dev A",
ch->width_a);
ia_css_debug_dtrace(2, "\t\t%-32s: 0x%X\n", "Stride Dev B",
ch->stride_b);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n", "Elems Dev B",
ch->elems_b);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n", "Cropping Dev B",
ch->cropping_b);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n", "Width Dev B",
ch->width_b);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n", "Height", ch->height);
}
ia_css_debug_dtrace(2, "\n");
return;
}
void ia_css_debug_dump_dma_sp_fifo_state(void)
{
fifo_channel_state_t dma_to_sp, sp_to_dma;
fifo_channel_get_state(FIFO_MONITOR0_ID,
FIFO_CHANNEL_DMA0_TO_SP0, &dma_to_sp);
fifo_channel_get_state(FIFO_MONITOR0_ID,
FIFO_CHANNEL_SP0_TO_DMA0, &sp_to_dma);
debug_print_fifo_channel_state(&dma_to_sp, "DMA to SP");
debug_print_fifo_channel_state(&sp_to_dma, "SP to DMA");
return;
}
void ia_css_debug_dump_dma_isp_fifo_state(void)
{
fifo_channel_state_t dma_to_isp, isp_to_dma;
fifo_channel_get_state(FIFO_MONITOR0_ID,
FIFO_CHANNEL_DMA0_TO_ISP0, &dma_to_isp);
fifo_channel_get_state(FIFO_MONITOR0_ID,
FIFO_CHANNEL_ISP0_TO_DMA0, &isp_to_dma);
debug_print_fifo_channel_state(&dma_to_isp, "DMA to ISP");
debug_print_fifo_channel_state(&isp_to_dma, "ISP to DMA");
return;
}
void ia_css_debug_dump_isp_sp_fifo_state(void)
{
fifo_channel_state_t sp_to_isp, isp_to_sp;
fifo_channel_get_state(FIFO_MONITOR0_ID,
FIFO_CHANNEL_SP0_TO_ISP0, &sp_to_isp);
fifo_channel_get_state(FIFO_MONITOR0_ID,
FIFO_CHANNEL_ISP0_TO_SP0, &isp_to_sp);
debug_print_fifo_channel_state(&sp_to_isp, "SP to ISP");
debug_print_fifo_channel_state(&isp_to_sp, "ISP to SP");
return;
}
void ia_css_debug_dump_isp_gdc_fifo_state(void)
{
fifo_channel_state_t gdc_to_isp, isp_to_gdc;
fifo_channel_get_state(FIFO_MONITOR0_ID,
FIFO_CHANNEL_GDC0_TO_ISP0, &gdc_to_isp);
fifo_channel_get_state(FIFO_MONITOR0_ID,
FIFO_CHANNEL_ISP0_TO_GDC0, &isp_to_gdc);
debug_print_fifo_channel_state(&gdc_to_isp, "GDC to ISP");
debug_print_fifo_channel_state(&isp_to_gdc, "ISP to GDC");
return;
}
void ia_css_debug_dump_all_fifo_state(void)
{
int i;
fifo_monitor_state_t state;
fifo_monitor_get_state(FIFO_MONITOR0_ID, &state);
for (i = 0; i < N_FIFO_CHANNEL; i++)
debug_print_fifo_channel_state(&(state.fifo_channels[i]),
"squepfstqkt");
return;
}
static void debug_binary_info_print(const struct ia_css_binary_xinfo *info)
{
assert(info != NULL);
ia_css_debug_dtrace(2, "id = %d\n", info->sp.id);
ia_css_debug_dtrace(2, "mode = %d\n", info->sp.pipeline.mode);
ia_css_debug_dtrace(2, "max_input_width = %d\n", info->sp.input.max_width);
ia_css_debug_dtrace(2, "min_output_width = %d\n",
info->sp.output.min_width);
ia_css_debug_dtrace(2, "max_output_width = %d\n",
info->sp.output.max_width);
ia_css_debug_dtrace(2, "top_cropping = %d\n", info->sp.pipeline.top_cropping);
ia_css_debug_dtrace(2, "left_cropping = %d\n", info->sp.pipeline.left_cropping);
ia_css_debug_dtrace(2, "xmem_addr = %d\n", info->xmem_addr);
ia_css_debug_dtrace(2, "enable_vf_veceven = %d\n",
info->sp.enable.vf_veceven);
ia_css_debug_dtrace(2, "enable_dis = %d\n", info->sp.enable.dis);
ia_css_debug_dtrace(2, "enable_uds = %d\n", info->sp.enable.uds);
ia_css_debug_dtrace(2, "enable ds = %d\n", info->sp.enable.ds);
ia_css_debug_dtrace(2, "s3atbl_use_dmem = %d\n", info->sp.s3a.s3atbl_use_dmem);
return;
}
void ia_css_debug_binary_print(const struct ia_css_binary *bi)
{
unsigned int i;
debug_binary_info_print(bi->info);
ia_css_debug_dtrace(2,
"input: %dx%d, format = %d, padded width = %d\n",
bi->in_frame_info.res.width,
bi->in_frame_info.res.height,
bi->in_frame_info.format,
bi->in_frame_info.padded_width);
ia_css_debug_dtrace(2,
"internal :%dx%d, format = %d, padded width = %d\n",
bi->internal_frame_info.res.width,
bi->internal_frame_info.res.height,
bi->internal_frame_info.format,
bi->internal_frame_info.padded_width);
for (i = 0; i < IA_CSS_BINARY_MAX_OUTPUT_PORTS; i++) {
if (bi->out_frame_info[i].res.width != 0) {
ia_css_debug_dtrace(2,
"out%d: %dx%d, format = %d, padded width = %d\n",
i,
bi->out_frame_info[i].res.width,
bi->out_frame_info[i].res.height,
bi->out_frame_info[i].format,
bi->out_frame_info[i].padded_width);
}
}
ia_css_debug_dtrace(2,
"vf out: %dx%d, format = %d, padded width = %d\n",
bi->vf_frame_info.res.width,
bi->vf_frame_info.res.height,
bi->vf_frame_info.format,
bi->vf_frame_info.padded_width);
ia_css_debug_dtrace(2, "online = %d\n", bi->online);
ia_css_debug_dtrace(2, "input_buf_vectors = %d\n",
bi->input_buf_vectors);
ia_css_debug_dtrace(2, "deci_factor_log2 = %d\n", bi->deci_factor_log2);
ia_css_debug_dtrace(2, "vf_downscale_log2 = %d\n",
bi->vf_downscale_log2);
ia_css_debug_dtrace(2, "dis_deci_factor_log2 = %d\n",
bi->dis.deci_factor_log2);
ia_css_debug_dtrace(2, "dis hor coef num = %d\n",
bi->dis.coef.pad.width);
ia_css_debug_dtrace(2, "dis ver coef num = %d\n",
bi->dis.coef.pad.height);
ia_css_debug_dtrace(2, "dis hor proj num = %d\n",
bi->dis.proj.pad.height);
ia_css_debug_dtrace(2, "sctbl_width_per_color = %d\n",
bi->sctbl_width_per_color);
ia_css_debug_dtrace(2, "s3atbl_width = %d\n", bi->s3atbl_width);
ia_css_debug_dtrace(2, "s3atbl_height = %d\n", bi->s3atbl_height);
return;
}
void ia_css_debug_frame_print(const struct ia_css_frame *frame,
const char *descr)
{
char *data = NULL;
assert(frame != NULL);
assert(descr != NULL);
data = (char *)HOST_ADDRESS(frame->data);
ia_css_debug_dtrace(2, "frame %s (%p):\n", descr, frame);
ia_css_debug_dtrace(2, " resolution = %dx%d\n",
frame->info.res.width, frame->info.res.height);
ia_css_debug_dtrace(2, " padded width = %d\n",
frame->info.padded_width);
ia_css_debug_dtrace(2, " format = %d\n", frame->info.format);
ia_css_debug_dtrace(2, " is contiguous = %s\n",
frame->contiguous ? "yes" : "no");
switch (frame->info.format) {
case IA_CSS_FRAME_FORMAT_NV12:
case IA_CSS_FRAME_FORMAT_NV16:
case IA_CSS_FRAME_FORMAT_NV21:
case IA_CSS_FRAME_FORMAT_NV61:
ia_css_debug_dtrace(2, " Y = %p\n",
data + frame->planes.nv.y.offset);
ia_css_debug_dtrace(2, " UV = %p\n",
data + frame->planes.nv.uv.offset);
break;
case IA_CSS_FRAME_FORMAT_YUYV:
case IA_CSS_FRAME_FORMAT_UYVY:
case IA_CSS_FRAME_FORMAT_CSI_MIPI_YUV420_8:
case IA_CSS_FRAME_FORMAT_CSI_MIPI_LEGACY_YUV420_8:
case IA_CSS_FRAME_FORMAT_YUV_LINE:
ia_css_debug_dtrace(2, " YUYV = %p\n",
data + frame->planes.yuyv.offset);
break;
case IA_CSS_FRAME_FORMAT_YUV420:
case IA_CSS_FRAME_FORMAT_YUV422:
case IA_CSS_FRAME_FORMAT_YUV444:
case IA_CSS_FRAME_FORMAT_YV12:
case IA_CSS_FRAME_FORMAT_YV16:
case IA_CSS_FRAME_FORMAT_YUV420_16:
case IA_CSS_FRAME_FORMAT_YUV422_16:
ia_css_debug_dtrace(2, " Y = %p\n",
data + frame->planes.yuv.y.offset);
ia_css_debug_dtrace(2, " U = %p\n",
data + frame->planes.yuv.u.offset);
ia_css_debug_dtrace(2, " V = %p\n",
data + frame->planes.yuv.v.offset);
break;
case IA_CSS_FRAME_FORMAT_RAW_PACKED:
ia_css_debug_dtrace(2, " RAW PACKED = %p\n",
data + frame->planes.raw.offset);
break;
case IA_CSS_FRAME_FORMAT_RAW:
ia_css_debug_dtrace(2, " RAW = %p\n",
data + frame->planes.raw.offset);
break;
case IA_CSS_FRAME_FORMAT_RGBA888:
case IA_CSS_FRAME_FORMAT_RGB565:
ia_css_debug_dtrace(2, " RGB = %p\n",
data + frame->planes.rgb.offset);
break;
case IA_CSS_FRAME_FORMAT_QPLANE6:
ia_css_debug_dtrace(2, " R = %p\n",
data + frame->planes.plane6.r.offset);
ia_css_debug_dtrace(2, " RatB = %p\n",
data + frame->planes.plane6.r_at_b.offset);
ia_css_debug_dtrace(2, " Gr = %p\n",
data + frame->planes.plane6.gr.offset);
ia_css_debug_dtrace(2, " Gb = %p\n",
data + frame->planes.plane6.gb.offset);
ia_css_debug_dtrace(2, " B = %p\n",
data + frame->planes.plane6.b.offset);
ia_css_debug_dtrace(2, " BatR = %p\n",
data + frame->planes.plane6.b_at_r.offset);
break;
case IA_CSS_FRAME_FORMAT_BINARY_8:
ia_css_debug_dtrace(2, " Binary data = %p\n",
data + frame->planes.binary.data.offset);
break;
default:
ia_css_debug_dtrace(2, " unknown frame type\n");
break;
}
return;
}
#if SP_DEBUG != SP_DEBUG_NONE
void ia_css_debug_print_sp_debug_state(const struct sh_css_sp_debug_state
*state)
{
#endif
#if SP_DEBUG == SP_DEBUG_DUMP
assert(state != NULL);
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE,
"current SP software counter: %d\n",
state->debug[0]);
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE,
"empty output buffer queue head: 0x%x\n",
state->debug[1]);
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE,
"empty output buffer queue tail: 0x%x\n",
state->debug[2]);
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE,
"empty s3a buffer queue head: 0x%x\n",
state->debug[3]);
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE,
"empty s3a buffer queue tail: 0x%x\n",
state->debug[4]);
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE,
"full output buffer queue head: 0x%x\n",
state->debug[5]);
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE,
"full output buffer queue tail: 0x%x\n",
state->debug[6]);
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE,
"full s3a buffer queue head: 0x%x\n",
state->debug[7]);
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE,
"full s3a buffer queue tail: 0x%x\n",
state->debug[8]);
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE, "event queue head: 0x%x\n",
state->debug[9]);
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE, "event queue tail: 0x%x\n",
state->debug[10]);
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE,
"num of stages of current pipeline: 0x%x\n",
state->debug[11]);
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE, "DDR address of stage 1: 0x%x\n",
state->debug[12]);
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE, "DDR address of stage 2: 0x%x\n",
state->debug[13]);
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE,
"current stage out_vf buffer idx: 0x%x\n",
state->debug[14]);
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE,
"current stage output buffer idx: 0x%x\n",
state->debug[15]);
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE,
"current stage s3a buffer idx: 0x%x\n",
state->debug[16]);
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE,
"first char of current stage name: 0x%x\n",
state->debug[17]);
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE, "current SP thread id: 0x%x\n",
state->debug[18]);
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE,
"empty output buffer address 1: 0x%x\n",
state->debug[19]);
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE,
"empty output buffer address 2: 0x%x\n",
state->debug[20]);
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE,
"empty out_vf buffer address 1: 0x%x\n",
state->debug[21]);
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE,
"empty out_vf buffer address 2: 0x%x\n",
state->debug[22]);
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE,
"empty s3a_hi buffer address 1: 0x%x\n",
state->debug[23]);
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE,
"empty s3a_hi buffer address 2: 0x%x\n",
state->debug[24]);
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE,
"empty s3a_lo buffer address 1: 0x%x\n",
state->debug[25]);
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE,
"empty s3a_lo buffer address 2: 0x%x\n",
state->debug[26]);
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE,
"empty dis_hor buffer address 1: 0x%x\n",
state->debug[27]);
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE,
"empty dis_hor buffer address 2: 0x%x\n",
state->debug[28]);
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE,
"empty dis_ver buffer address 1: 0x%x\n",
state->debug[29]);
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE,
"empty dis_ver buffer address 2: 0x%x\n",
state->debug[30]);
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE,
"empty param buffer address: 0x%x\n",
state->debug[31]);
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE,
"first incorrect frame address: 0x%x\n",
state->debug[32]);
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE,
"first incorrect frame container address: 0x%x\n",
state->debug[33]);
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE,
"first incorrect frame container payload: 0x%x\n",
state->debug[34]);
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE,
"first incorrect s3a_hi address: 0x%x\n",
state->debug[35]);
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE,
"first incorrect s3a_hi container address: 0x%x\n",
state->debug[36]);
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE,
"first incorrect s3a_hi container payload: 0x%x\n",
state->debug[37]);
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE,
"first incorrect s3a_lo address: 0x%x\n",
state->debug[38]);
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE,
"first incorrect s3a_lo container address: 0x%x\n",
state->debug[39]);
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE,
"first incorrect s3a_lo container payload: 0x%x\n",
state->debug[40]);
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE,
"number of calling flash start function: 0x%x\n",
state->debug[41]);
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE,
"number of calling flash close function: 0x%x\n",
state->debug[42]);
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE, "number of flashed frame: 0x%x\n",
state->debug[43]);
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE, "flash in use flag: 0x%x\n",
state->debug[44]);
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE,
"number of update frame flashed flag: 0x%x\n",
state->debug[46]);
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE,
"number of active threads: 0x%x\n",
state->debug[45]);
#elif SP_DEBUG == SP_DEBUG_COPY
/* Remember last_index because we only want to print new entries */
static int last_index;
int sp_index = state->index;
int n;
assert(state != NULL);
if (sp_index < last_index) {
/* SP has been reset */
last_index = 0;
}
if (last_index == 0) {
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE,
"copy-trace init: sp_dbg_if_start_line=%d, "
"sp_dbg_if_start_column=%d, "
"sp_dbg_if_cropped_height=%d, "
"sp_debg_if_cropped_width=%d\n",
state->if_start_line,
state->if_start_column,
state->if_cropped_height,
state->if_cropped_width);
}
if ((last_index + SH_CSS_SP_DBG_TRACE_DEPTH) < sp_index) {
/* last index can be multiple rounds behind */
/* while trace size is only SH_CSS_SP_DBG_TRACE_DEPTH */
last_index = sp_index - SH_CSS_SP_DBG_TRACE_DEPTH;
}
for (n = last_index; n < sp_index; n++) {
int i = n % SH_CSS_SP_DBG_TRACE_DEPTH;
if (state->trace[i].frame != 0) {
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE,
"copy-trace: frame=%d, line=%d, "
"pixel_distance=%d, "
"mipi_used_dword=%d, "
"sp_index=%d\n",
state->trace[i].frame,
state->trace[i].line,
state->trace[i].pixel_distance,
state->trace[i].mipi_used_dword,
state->trace[i].sp_index);
}
}
last_index = sp_index;
#elif SP_DEBUG == SP_DEBUG_TRACE
/**
* This is just an example how TRACE_FILE_ID (see ia_css_debug.sp.h) will
* me mapped on the file name string.
*
* Adjust this to your trace case!
*/
static char const * const id2filename[8] = {
"param_buffer.sp.c | tagger.sp.c | pipe_data.sp.c",
"isp_init.sp.c",
"sp_raw_copy.hive.c",
"dma_configure.sp.c",
"sp.hive.c",
"event_proxy_sp.hive.c",
"circular_buffer.sp.c",
"frame_buffer.sp.c"
};
#if 1
/* Example SH_CSS_SP_DBG_NR_OF_TRACES==1 */
/* Adjust this to your trace case */
static char const *trace_name[SH_CSS_SP_DBG_NR_OF_TRACES] = {
"default"
};
#else
/* Example SH_CSS_SP_DBG_NR_OF_TRACES==4 */
/* Adjust this to your trace case */
static char const *trace_name[SH_CSS_SP_DBG_NR_OF_TRACES] = {
"copy", "preview/video", "capture", "acceleration"
};
#endif
/* Remember host_index_last because we only want to print new entries */
static int host_index_last[SH_CSS_SP_DBG_NR_OF_TRACES] = { 0 };
int t, n;
assert(state != NULL);
for (t = 0; t < SH_CSS_SP_DBG_NR_OF_TRACES; t++) {
int sp_index_last = state->index_last[t];
if (sp_index_last < host_index_last[t]) {
/* SP has been reset */
host_index_last[t] = 0;
}
if ((host_index_last[t] + SH_CSS_SP_DBG_TRACE_DEPTH) <
sp_index_last) {
/* last index can be multiple rounds behind */
/* while trace size is only SH_CSS_SP_DBG_TRACE_DEPTH */
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE,
"Warning: trace %s has gap of %d "
"traces\n",
trace_name[t],
(sp_index_last -
(host_index_last[t] +
SH_CSS_SP_DBG_TRACE_DEPTH)));
host_index_last[t] =
sp_index_last - SH_CSS_SP_DBG_TRACE_DEPTH;
}
for (n = host_index_last[t]; n < sp_index_last; n++) {
int i = n % SH_CSS_SP_DBG_TRACE_DEPTH;
int l = state->trace[t][i].location &
((1 << SH_CSS_SP_DBG_TRACE_FILE_ID_BIT_POS) - 1);
int fid = state->trace[t][i].location >>
SH_CSS_SP_DBG_TRACE_FILE_ID_BIT_POS;
int ts = state->trace[t][i].time_stamp;
if (ts) {
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE,
"%05d trace=%s, file=%s:%d, "
"data=0x%08x\n",
ts,
trace_name[t],
id2filename[fid], l,
state->trace[t][i].data);
}
}
host_index_last[t] = sp_index_last;
}
#elif SP_DEBUG == SP_DEBUG_MINIMAL
int i;
int base = 0;
int limit = SH_CSS_NUM_SP_DEBUG;
int step = 1;
assert(state != NULL);
for (i = base; i < limit; i += step) {
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE,
"sp_dbg_trace[%d] = %d\n",
i, state->debug[i]);
}
#endif
#if SP_DEBUG != SP_DEBUG_NONE
return;
}
#endif
#if defined(HAS_INPUT_FORMATTER_VERSION_2) && !defined(HAS_NO_INPUT_FORMATTER)
static void debug_print_rx_mipi_port_state(mipi_port_state_t *state)
{
int i;
unsigned int bits, infos;
assert(state != NULL);
bits = state->irq_status;
infos = ia_css_isys_rx_translate_irq_infos(bits);
ia_css_debug_dtrace(2, "\t\t%-32s: (irq reg = 0x%X)\n",
"receiver errors", bits);
if (infos & IA_CSS_RX_IRQ_INFO_BUFFER_OVERRUN)
ia_css_debug_dtrace(2, "\t\t\tbuffer overrun\n");
if (infos & IA_CSS_RX_IRQ_INFO_ERR_SOT)
ia_css_debug_dtrace(2, "\t\t\tstart-of-transmission error\n");
if (infos & IA_CSS_RX_IRQ_INFO_ERR_SOT_SYNC)
ia_css_debug_dtrace(2, "\t\t\tstart-of-transmission sync error\n");
if (infos & IA_CSS_RX_IRQ_INFO_ERR_CONTROL)
ia_css_debug_dtrace(2, "\t\t\tcontrol error\n");
if (infos & IA_CSS_RX_IRQ_INFO_ERR_ECC_DOUBLE)
ia_css_debug_dtrace(2, "\t\t\t2 or more ECC errors\n");
if (infos & IA_CSS_RX_IRQ_INFO_ERR_CRC)
ia_css_debug_dtrace(2, "\t\t\tCRC mismatch\n");
if (infos & IA_CSS_RX_IRQ_INFO_ERR_UNKNOWN_ID)
ia_css_debug_dtrace(2, "\t\t\tunknown error\n");
if (infos & IA_CSS_RX_IRQ_INFO_ERR_FRAME_SYNC)
ia_css_debug_dtrace(2, "\t\t\tframe sync error\n");
if (infos & IA_CSS_RX_IRQ_INFO_ERR_FRAME_DATA)
ia_css_debug_dtrace(2, "\t\t\tframe data error\n");
if (infos & IA_CSS_RX_IRQ_INFO_ERR_DATA_TIMEOUT)
ia_css_debug_dtrace(2, "\t\t\tdata timeout\n");
if (infos & IA_CSS_RX_IRQ_INFO_ERR_UNKNOWN_ESC)
ia_css_debug_dtrace(2, "\t\t\tunknown escape command entry\n");
if (infos & IA_CSS_RX_IRQ_INFO_ERR_LINE_SYNC)
ia_css_debug_dtrace(2, "\t\t\tline sync error\n");
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"device_ready", state->device_ready);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"irq_status", state->irq_status);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"irq_enable", state->irq_enable);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"timeout_count", state->timeout_count);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"init_count", state->init_count);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n", "raw16_18", state->raw16_18);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"sync_count", state->sync_count);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n", "rx_count", state->rx_count);
for (i = 0; i < MIPI_4LANE_CFG; i++) {
ia_css_debug_dtrace(2, "\t\t%-32s%d%-32s: %d\n",
"lane_sync_count[", i, "]",
state->lane_sync_count[i]);
}
for (i = 0; i < MIPI_4LANE_CFG; i++) {
ia_css_debug_dtrace(2, "\t\t%-32s%d%-32s: %d\n",
"lane_rx_count[", i, "]",
state->lane_rx_count[i]);
}
return;
}
static void debug_print_rx_channel_state(rx_channel_state_t *state)
{
int i;
assert(state != NULL);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"compression_scheme0", state->comp_scheme0);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"compression_scheme1", state->comp_scheme1);
for (i = 0; i < N_MIPI_FORMAT_CUSTOM; i++) {
ia_css_debug_dtrace(2, "\t\t%-32s%d: %d\n",
"MIPI Predictor ", i, state->pred[i]);
}
for (i = 0; i < N_MIPI_FORMAT_CUSTOM; i++) {
ia_css_debug_dtrace(2, "\t\t%-32s%d: %d\n",
"MIPI Compressor ", i, state->comp[i]);
}
return;
}
static void debug_print_rx_state(receiver_state_t *state)
{
int i;
assert(state != NULL);
ia_css_debug_dtrace(2, "CSI Receiver State:\n");
ia_css_debug_dtrace(2, "\tConfiguration:\n");
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"fs_to_ls_delay", state->fs_to_ls_delay);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"ls_to_data_delay", state->ls_to_data_delay);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"data_to_le_delay", state->data_to_le_delay);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"le_to_fe_delay", state->le_to_fe_delay);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"fe_to_fs_delay", state->fe_to_fs_delay);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"le_to_fs_delay", state->le_to_fs_delay);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"is_two_ppc", state->is_two_ppc);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"backend_rst", state->backend_rst);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n", "raw18", state->raw18);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"force_raw8", state->force_raw8);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n", "raw16", state->raw16);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"be_gsp_acc_ovl", state->be_gsp_acc_ovl);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n", "be_srst", state->be_srst);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"be_is_two_ppc", state->be_is_two_ppc);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"be_comp_format0", state->be_comp_format0);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"be_comp_format1", state->be_comp_format1);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"be_comp_format2", state->be_comp_format2);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"be_comp_format3", state->be_comp_format3);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n", "be_sel", state->be_sel);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"be_raw16_config", state->be_raw16_config);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"be_raw18_config", state->be_raw18_config);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"be_force_raw8", state->be_force_raw8);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"be_irq_status", state->be_irq_status);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"be_irq_clear", state->be_irq_clear);
/* mipi port state */
for (i = 0; i < N_MIPI_PORT_ID; i++) {
ia_css_debug_dtrace(2, "\tMIPI Port %d State:\n", i);
debug_print_rx_mipi_port_state(&state->mipi_port_state[i]);
}
/* end of mipi port state */
/* rx channel state */
for (i = 0; i < N_RX_CHANNEL_ID; i++) {
ia_css_debug_dtrace(2, "\tRX Channel %d State:\n", i);
debug_print_rx_channel_state(&state->rx_channel_state[i]);
}
/* end of rx channel state */
return;
}
#endif
#if !defined(HAS_NO_INPUT_SYSTEM) && defined(USE_INPUT_SYSTEM_VERSION_2)
void ia_css_debug_dump_rx_state(void)
{
#if defined(HAS_INPUT_FORMATTER_VERSION_2) && !defined(HAS_NO_INPUT_FORMATTER)
receiver_state_t state;
receiver_get_state(RX0_ID, &state);
debug_print_rx_state(&state);
#endif
}
#endif
void ia_css_debug_dump_sp_sw_debug_info(void)
{
#if SP_DEBUG != SP_DEBUG_NONE
struct sh_css_sp_debug_state state;
sh_css_sp_get_debug_state(&state);
ia_css_debug_print_sp_debug_state(&state);
#endif
ia_css_bufq_dump_queue_info();
ia_css_pipeline_dump_thread_map_info();
return;
}
#if defined(USE_INPUT_SYSTEM_VERSION_2)
static void debug_print_isys_capture_unit_state(capture_unit_state_t *state)
{
assert(state != NULL);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"Packet_Length", state->Packet_Length);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"Received_Length", state->Received_Length);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"Received_Short_Packets",
state->Received_Short_Packets);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"Received_Long_Packets",
state->Received_Long_Packets);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"Last_Command", state->Last_Command);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"Next_Command", state->Next_Command);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"Last_Acknowledge", state->Last_Acknowledge);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"Next_Acknowledge", state->Next_Acknowledge);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"FSM_State_Info", state->FSM_State_Info);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"StartMode", state->StartMode);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"Start_Addr", state->Start_Addr);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"Mem_Region_Size", state->Mem_Region_Size);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"Num_Mem_Regions", state->Num_Mem_Regions);
return;
}
static void debug_print_isys_acquisition_unit_state(
acquisition_unit_state_t *state)
{
assert(state != NULL);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"Received_Short_Packets",
state->Received_Short_Packets);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"Received_Long_Packets",
state->Received_Long_Packets);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"Last_Command", state->Last_Command);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"Next_Command", state->Next_Command);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"Last_Acknowledge", state->Last_Acknowledge);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"Next_Acknowledge", state->Next_Acknowledge);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"FSM_State_Info", state->FSM_State_Info);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"Int_Cntr_Info", state->Int_Cntr_Info);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"Start_Addr", state->Start_Addr);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"Mem_Region_Size", state->Mem_Region_Size);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"Num_Mem_Regions", state->Num_Mem_Regions);
}
static void debug_print_isys_ctrl_unit_state(ctrl_unit_state_t *state)
{
assert(state != NULL);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n", "last_cmd", state->last_cmd);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n", "next_cmd", state->next_cmd);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n", "last_ack", state->last_ack);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n", "next_ack", state->next_ack);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"top_fsm_state", state->top_fsm_state);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"captA_fsm_state", state->captA_fsm_state);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"captB_fsm_state", state->captB_fsm_state);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"captC_fsm_state", state->captC_fsm_state);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"acq_fsm_state", state->acq_fsm_state);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"captA_start_addr", state->captA_start_addr);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"captB_start_addr", state->captB_start_addr);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"captC_start_addr", state->captC_start_addr);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"captA_mem_region_size",
state->captA_mem_region_size);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"captB_mem_region_size",
state->captB_mem_region_size);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"captC_mem_region_size",
state->captC_mem_region_size);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"captA_num_mem_regions",
state->captA_num_mem_regions);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"captB_num_mem_regions",
state->captB_num_mem_regions);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"captC_num_mem_regions",
state->captC_num_mem_regions);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"acq_start_addr", state->acq_start_addr);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"acq_mem_region_size", state->acq_mem_region_size);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"acq_num_mem_regions", state->acq_num_mem_regions);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"capt_reserve_one_mem_region",
state->capt_reserve_one_mem_region);
return;
}
static void debug_print_isys_state(input_system_state_t *state)
{
int i;
assert(state != NULL);
ia_css_debug_dtrace(2, "InputSystem State:\n");
/* configuration */
ia_css_debug_dtrace(2, "\tConfiguration:\n");
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"str_multiCastA_sel", state->str_multicastA_sel);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"str_multicastB_sel", state->str_multicastB_sel);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"str_multicastC_sel", state->str_multicastC_sel);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"str_mux_sel", state->str_mux_sel);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"str_mon_status", state->str_mon_status);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"str_mon_irq_cond", state->str_mon_irq_cond);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"str_mon_irq_en", state->str_mon_irq_en);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"isys_srst", state->isys_srst);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"isys_slv_reg_srst", state->isys_slv_reg_srst);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"str_deint_portA_cnt", state->str_deint_portA_cnt);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"str_deint_portB_cnd", state->str_deint_portB_cnt);
/* end of configuration */
/* capture unit state */
for (i = 0; i < N_CAPTURE_UNIT_ID; i++) {
capture_unit_state_t *capture_unit_state;
ia_css_debug_dtrace(2, "\tCaptureUnit %d State:\n", i);
capture_unit_state = &state->capture_unit[i];
debug_print_isys_capture_unit_state(capture_unit_state);
}
/* end of capture unit state */
/* acquisition unit state */
for (i = 0; i < N_ACQUISITION_UNIT_ID; i++) {
acquisition_unit_state_t *acquisition_unit_state;
ia_css_debug_dtrace(2, "\tAcquisitionUnit %d State:\n", i);
acquisition_unit_state = &state->acquisition_unit[i];
debug_print_isys_acquisition_unit_state(acquisition_unit_state);
}
/* end of acquisition unit state */
/* control unit state */
for (i = 0; i < N_CTRL_UNIT_ID; i++) {
ia_css_debug_dtrace(2, "\tControlUnit %d State:\n", i);
debug_print_isys_ctrl_unit_state(&state->ctrl_unit_state[i]);
}
/* end of control unit state */
}
void ia_css_debug_dump_isys_state(void)
{
input_system_state_t state;
input_system_get_state(INPUT_SYSTEM0_ID, &state);
debug_print_isys_state(&state);
return;
}
#endif
#if !defined(HAS_NO_INPUT_SYSTEM) && defined(USE_INPUT_SYSTEM_VERSION_2401)
void ia_css_debug_dump_isys_state(void)
{
/* Android compilation fails if made a local variable
stack size on android is limited to 2k and this structure
is around 3.5K, in place of static malloc can be done but
if this call is made too often it will lead to fragment memory
versus a fixed allocation */
static input_system_state_t state;
input_system_get_state(INPUT_SYSTEM0_ID, &state);
input_system_dump_state(INPUT_SYSTEM0_ID, &state);
}
#endif
void ia_css_debug_dump_debug_info(const char *context)
{
if (context == NULL)
context = "No Context provided";
ia_css_debug_dtrace(2, "CSS Debug Info dump [Context = %s]\n", context);
#if !defined(HAS_NO_INPUT_SYSTEM) && defined(USE_INPUT_SYSTEM_VERSION_2)
ia_css_debug_dump_rx_state();
#endif
#if !defined(HAS_NO_INPUT_FORMATTER) && defined(USE_INPUT_SYSTEM_VERSION_2)
ia_css_debug_dump_if_state();
#endif
ia_css_debug_dump_isp_state();
ia_css_debug_dump_isp_sp_fifo_state();
ia_css_debug_dump_isp_gdc_fifo_state();
ia_css_debug_dump_sp_state();
ia_css_debug_dump_perf_counters();
#ifdef HAS_WATCHDOG_SP_THREAD_DEBUG
sh_css_dump_thread_wait_info();
sh_css_dump_pipe_stage_info();
sh_css_dump_pipe_stripe_info();
#endif
ia_css_debug_dump_dma_isp_fifo_state();
ia_css_debug_dump_dma_sp_fifo_state();
ia_css_debug_dump_dma_state();
#if defined(USE_INPUT_SYSTEM_VERSION_2)
ia_css_debug_dump_isys_state();
{
irq_controller_state_t state;
irq_controller_get_state(IRQ2_ID, &state);
ia_css_debug_dtrace(2, "\t%-32s:\n",
"Input System IRQ Controller State");
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"irq_edge", state.irq_edge);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"irq_mask", state.irq_mask);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"irq_status", state.irq_status);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"irq_enable", state.irq_enable);
ia_css_debug_dtrace(2, "\t\t%-32s: %d\n",
"irq_level_not_pulse",
state.irq_level_not_pulse);
}
#endif
#if !defined(HAS_NO_INPUT_SYSTEM) && defined(USE_INPUT_SYSTEM_VERSION_2401)
ia_css_debug_dump_isys_state();
#endif
#if defined(USE_INPUT_SYSTEM_VERSION_2) || defined(USE_INPUT_SYSTEM_VERSION_2401)
ia_css_debug_tagger_state();
#endif
return;
}
/** this function is for debug use, it can make SP go to sleep
state after each frame, then user can dump the stable SP dmem.
this function can be called after ia_css_start_sp()
and before sh_css_init_buffer_queues()
*/
void ia_css_debug_enable_sp_sleep_mode(enum ia_css_sp_sleep_mode mode)
{
const struct ia_css_fw_info *fw;
unsigned int HIVE_ADDR_sp_sleep_mode;
fw = &sh_css_sp_fw;
HIVE_ADDR_sp_sleep_mode = fw->info.sp.sleep_mode;
(void)HIVE_ADDR_sp_sleep_mode; /* Suppres warnings in CRUN */
sp_dmem_store_uint32(SP0_ID,
(unsigned int)sp_address_of(sp_sleep_mode),
(uint32_t) mode);
}
void ia_css_debug_wake_up_sp(void)
{
/*hrt_ctl_start(SP); */
sp_ctrl_setbit(SP0_ID, SP_SC_REG, SP_START_BIT);
}
#if !defined(IS_ISP_2500_SYSTEM)
#define FIND_DMEM_PARAMS_TYPE(stream, kernel, type) \
(struct HRTCAT(HRTCAT(sh_css_isp_, type), _params) *) \
findf_dmem_params(stream, offsetof(struct ia_css_memory_offsets, dmem.kernel))
#define FIND_DMEM_PARAMS(stream, kernel) FIND_DMEM_PARAMS_TYPE(stream, kernel, kernel)
/* Find a stage that support the kernel and return the parameters for that kernel */
static char *
findf_dmem_params(struct ia_css_stream *stream, short idx)
{
int i;
for (i = 0; i < stream->num_pipes; i++) {
struct ia_css_pipe *pipe = stream->pipes[i];
struct ia_css_pipeline *pipeline = ia_css_pipe_get_pipeline(pipe);
struct ia_css_pipeline_stage *stage;
for (stage = pipeline->stages; stage; stage = stage->next) {
struct ia_css_binary *binary = stage->binary;
short *offsets = (short *)&binary->info->mem_offsets.offsets.param->dmem;
short dmem_offset = offsets[idx];
const struct ia_css_host_data *isp_data =
ia_css_isp_param_get_mem_init(&binary->mem_params,
IA_CSS_PARAM_CLASS_PARAM, IA_CSS_ISP_DMEM0);
if (dmem_offset < 0)
continue;
return &isp_data->address[dmem_offset];
}
}
return NULL;
}
#endif
void ia_css_debug_dump_isp_params(struct ia_css_stream *stream,
unsigned int enable)
{
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE, "ISP PARAMETERS:\n");
#if defined(IS_ISP_2500_SYSTEM)
(void)enable;
(void)stream;
#else
assert(stream != NULL);
if ((enable & IA_CSS_DEBUG_DUMP_FPN)
|| (enable & IA_CSS_DEBUG_DUMP_ALL)) {
ia_css_fpn_dump(FIND_DMEM_PARAMS(stream, fpn), IA_CSS_DEBUG_VERBOSE);
}
if ((enable & IA_CSS_DEBUG_DUMP_OB)
|| (enable & IA_CSS_DEBUG_DUMP_ALL)) {
ia_css_ob_dump(FIND_DMEM_PARAMS(stream, ob), IA_CSS_DEBUG_VERBOSE);
}
if ((enable & IA_CSS_DEBUG_DUMP_SC)
|| (enable & IA_CSS_DEBUG_DUMP_ALL)) {
ia_css_sc_dump(FIND_DMEM_PARAMS(stream, sc), IA_CSS_DEBUG_VERBOSE);
}
if ((enable & IA_CSS_DEBUG_DUMP_WB)
|| (enable & IA_CSS_DEBUG_DUMP_ALL)) {
ia_css_wb_dump(FIND_DMEM_PARAMS(stream, wb), IA_CSS_DEBUG_VERBOSE);
}
if ((enable & IA_CSS_DEBUG_DUMP_DP)
|| (enable & IA_CSS_DEBUG_DUMP_ALL)) {
ia_css_dp_dump(FIND_DMEM_PARAMS(stream, dp), IA_CSS_DEBUG_VERBOSE);
}
if ((enable & IA_CSS_DEBUG_DUMP_BNR)
|| (enable & IA_CSS_DEBUG_DUMP_ALL)) {
ia_css_bnr_dump(FIND_DMEM_PARAMS(stream, bnr), IA_CSS_DEBUG_VERBOSE);
}
if ((enable & IA_CSS_DEBUG_DUMP_S3A)
|| (enable & IA_CSS_DEBUG_DUMP_ALL)) {
ia_css_s3a_dump(FIND_DMEM_PARAMS(stream, s3a), IA_CSS_DEBUG_VERBOSE);
}
if ((enable & IA_CSS_DEBUG_DUMP_DE)
|| (enable & IA_CSS_DEBUG_DUMP_ALL)) {
ia_css_de_dump(FIND_DMEM_PARAMS(stream, de), IA_CSS_DEBUG_VERBOSE);
}
if ((enable & IA_CSS_DEBUG_DUMP_YNR)
|| (enable & IA_CSS_DEBUG_DUMP_ALL)) {
ia_css_nr_dump(FIND_DMEM_PARAMS_TYPE(stream, nr, ynr), IA_CSS_DEBUG_VERBOSE);
ia_css_yee_dump(FIND_DMEM_PARAMS(stream, yee), IA_CSS_DEBUG_VERBOSE);
}
if ((enable & IA_CSS_DEBUG_DUMP_CSC)
|| (enable & IA_CSS_DEBUG_DUMP_ALL)) {
ia_css_csc_dump(FIND_DMEM_PARAMS(stream, csc), IA_CSS_DEBUG_VERBOSE);
ia_css_yuv2rgb_dump(FIND_DMEM_PARAMS_TYPE(stream, yuv2rgb, csc), IA_CSS_DEBUG_VERBOSE);
ia_css_rgb2yuv_dump(FIND_DMEM_PARAMS_TYPE(stream, rgb2yuv, csc), IA_CSS_DEBUG_VERBOSE);
}
if ((enable & IA_CSS_DEBUG_DUMP_GC)
|| (enable & IA_CSS_DEBUG_DUMP_ALL)) {
ia_css_gc_dump(FIND_DMEM_PARAMS(stream, gc), IA_CSS_DEBUG_VERBOSE);
}
if ((enable & IA_CSS_DEBUG_DUMP_TNR)
|| (enable & IA_CSS_DEBUG_DUMP_ALL)) {
ia_css_tnr_dump(FIND_DMEM_PARAMS(stream, tnr), IA_CSS_DEBUG_VERBOSE);
}
if ((enable & IA_CSS_DEBUG_DUMP_ANR)
|| (enable & IA_CSS_DEBUG_DUMP_ALL)) {
ia_css_anr_dump(FIND_DMEM_PARAMS(stream, anr), IA_CSS_DEBUG_VERBOSE);
}
if ((enable & IA_CSS_DEBUG_DUMP_CE)
|| (enable & IA_CSS_DEBUG_DUMP_ALL)) {
ia_css_ce_dump(FIND_DMEM_PARAMS(stream, ce), IA_CSS_DEBUG_VERBOSE);
}
#endif
}
void sh_css_dump_sp_raw_copy_linecount(bool reduced)
{
const struct ia_css_fw_info *fw;
unsigned int HIVE_ADDR_raw_copy_line_count;
int32_t raw_copy_line_count;
static int32_t prev_raw_copy_line_count = -1;
fw = &sh_css_sp_fw;
HIVE_ADDR_raw_copy_line_count =
fw->info.sp.raw_copy_line_count;
(void)HIVE_ADDR_raw_copy_line_count;
sp_dmem_load(SP0_ID,
(unsigned int)sp_address_of(raw_copy_line_count),
&raw_copy_line_count,
sizeof(raw_copy_line_count));
/* only indicate if copy loop is active */
if (reduced)
raw_copy_line_count = (raw_copy_line_count < 0)?raw_copy_line_count:1;
/* do the handling */
if (prev_raw_copy_line_count != raw_copy_line_count) {
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE,
"sh_css_dump_sp_raw_copy_linecount() "
"line_count=%d\n",
raw_copy_line_count);
prev_raw_copy_line_count = raw_copy_line_count;
}
}
void ia_css_debug_dump_isp_binary(void)
{
const struct ia_css_fw_info *fw;
unsigned int HIVE_ADDR_pipeline_sp_curr_binary_id;
uint32_t curr_binary_id;
static uint32_t prev_binary_id = 0xFFFFFFFF;
static uint32_t sample_count;
fw = &sh_css_sp_fw;
HIVE_ADDR_pipeline_sp_curr_binary_id = fw->info.sp.curr_binary_id;
(void)HIVE_ADDR_pipeline_sp_curr_binary_id;
sp_dmem_load(SP0_ID,
(unsigned int)sp_address_of(pipeline_sp_curr_binary_id),
&curr_binary_id,
sizeof(curr_binary_id));
/* do the handling */
sample_count++;
if (prev_binary_id != curr_binary_id) {
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE,
"sh_css_dump_isp_binary() "
"pipe_id=%d, binary_id=%d, sample_count=%d\n",
(curr_binary_id >> 16),
(curr_binary_id & 0x0ffff),
sample_count);
sample_count = 0;
prev_binary_id = curr_binary_id;
}
}
void ia_css_debug_dump_perf_counters(void)
{
#if !defined(HAS_NO_INPUT_SYSTEM) && defined(USE_INPUT_SYSTEM_VERSION_2)
const struct ia_css_fw_info *fw;
int i;
unsigned int HIVE_ADDR_ia_css_isys_sp_error_cnt;
int32_t ia_css_sp_input_system_error_cnt[N_MIPI_PORT_ID + 1]; /* 3 Capture Units and 1 Acquire Unit. */
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE, "Input System Error Counters:\n");
fw = &sh_css_sp_fw;
HIVE_ADDR_ia_css_isys_sp_error_cnt = fw->info.sp.perf_counter_input_system_error;
(void)HIVE_ADDR_ia_css_isys_sp_error_cnt;
sp_dmem_load(SP0_ID,
(unsigned int)sp_address_of(ia_css_isys_sp_error_cnt),
&ia_css_sp_input_system_error_cnt,
sizeof(ia_css_sp_input_system_error_cnt));
for (i = 0; i < N_MIPI_PORT_ID + 1; i++) {
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE, "\tport[%d] = %d\n",
i, ia_css_sp_input_system_error_cnt[i]);
}
#endif
}
/*
void sh_css_init_ddr_debug_queue(void)
{
hrt_vaddress ddr_debug_queue_addr =
mmgr_malloc(sizeof(debug_data_ddr_t));
const struct ia_css_fw_info *fw;
unsigned int HIVE_ADDR_debug_buffer_ddr_address;
fw = &sh_css_sp_fw;
HIVE_ADDR_debug_buffer_ddr_address =
fw->info.sp.debug_buffer_ddr_address;
(void)HIVE_ADDR_debug_buffer_ddr_address;
debug_buffer_ddr_init(ddr_debug_queue_addr);
sp_dmem_store_uint32(SP0_ID,
(unsigned int)sp_address_of(debug_buffer_ddr_address),
(uint32_t)(ddr_debug_queue_addr));
}
void sh_css_load_ddr_debug_queue(void)
{
debug_synch_queue_ddr();
}
void ia_css_debug_dump_ddr_debug_queue(void)
{
int i;
sh_css_load_ddr_debug_queue();
for (i = 0; i < DEBUG_BUF_SIZE; i++) {
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE,
"ddr_debug_queue[%d] = 0x%x\n",
i, debug_data_ptr->buf[i]);
}
}
*/
/**
* @brief Initialize the debug mode.
* Refer to "ia_css_debug.h" for more details.
*/
bool ia_css_debug_mode_init(void)
{
bool rc;
rc = sh_css_sp_init_dma_sw_reg(0);
return rc;
}
/**
* @brief Disable the DMA channel.
* Refer to "ia_css_debug.h" for more details.
*/
bool
ia_css_debug_mode_disable_dma_channel(int dma_id,
int channel_id, int request_type)
{
bool rc;
rc = sh_css_sp_set_dma_sw_reg(dma_id, channel_id, request_type, false);
return rc;
}
/**
* @brief Enable the DMA channel.
* Refer to "ia_css_debug.h" for more details.
*/
bool
ia_css_debug_mode_enable_dma_channel(int dma_id,
int channel_id, int request_type)
{
bool rc;
rc = sh_css_sp_set_dma_sw_reg(dma_id, channel_id, request_type, true);
return rc;
}
void dtrace_dot(const char *fmt, ...)
{
va_list ap;
assert(fmt != NULL);
va_start(ap, fmt);
ia_css_debug_dtrace(IA_CSS_DEBUG_INFO, "%s", DPG_START);
ia_css_debug_vdtrace(IA_CSS_DEBUG_INFO, fmt, ap);
ia_css_debug_dtrace(IA_CSS_DEBUG_INFO, "%s", DPG_END);
va_end(ap);
}
#ifdef HAS_WATCHDOG_SP_THREAD_DEBUG
void sh_css_dump_thread_wait_info(void)
{
const struct ia_css_fw_info *fw;
int i;
unsigned int HIVE_ADDR_sp_thread_wait;
int32_t sp_thread_wait[MAX_THREAD_NUM];
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE, "SEM WAITS:\n");
fw = &sh_css_sp_fw;
HIVE_ADDR_sp_thread_wait =
fw->info.sp.debug_wait;
(void)HIVE_ADDR_sp_thread_wait;
sp_dmem_load(SP0_ID,
(unsigned int)sp_address_of(sp_thread_wait),
&sp_thread_wait,
sizeof(sp_thread_wait));
for (i = 0; i < MAX_THREAD_NUM; i++) {
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE,
"\twait[%d] = 0x%X\n",
i, sp_thread_wait[i]);
}
}
void sh_css_dump_pipe_stage_info(void)
{
const struct ia_css_fw_info *fw;
int i;
unsigned int HIVE_ADDR_sp_pipe_stage;
int32_t sp_pipe_stage[MAX_THREAD_NUM];
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE, "PIPE STAGE:\n");
fw = &sh_css_sp_fw;
HIVE_ADDR_sp_pipe_stage =
fw->info.sp.debug_stage;
(void)HIVE_ADDR_sp_pipe_stage;
sp_dmem_load(SP0_ID,
(unsigned int)sp_address_of(sp_pipe_stage),
&sp_pipe_stage,
sizeof(sp_pipe_stage));
for (i = 0; i < MAX_THREAD_NUM; i++) {
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE,
"\tstage[%d] = %d\n",
i, sp_pipe_stage[i]);
}
}
void sh_css_dump_pipe_stripe_info(void)
{
const struct ia_css_fw_info *fw;
int i;
unsigned int HIVE_ADDR_sp_pipe_stripe;
int32_t sp_pipe_stripe[MAX_THREAD_NUM];
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE, "PIPE STRIPE:\n");
fw = &sh_css_sp_fw;
HIVE_ADDR_sp_pipe_stripe =
fw->info.sp.debug_stripe;
(void)HIVE_ADDR_sp_pipe_stripe;
sp_dmem_load(SP0_ID,
(unsigned int)sp_address_of(sp_pipe_stripe),
&sp_pipe_stripe,
sizeof(sp_pipe_stripe));
for (i = 0; i < MAX_THREAD_NUM; i++) {
ia_css_debug_dtrace(IA_CSS_DEBUG_VERBOSE,
"\tstripe[%d] = %d\n",
i, sp_pipe_stripe[i]);
}
}
#endif
static void
ia_css_debug_pipe_graph_dump_frame(
struct ia_css_frame *frame,
enum ia_css_pipe_id id,
char const *blob_name,
char const *frame_name,
bool in_frame)
{
char bufinfo[100];
if (frame->dynamic_queue_id == SH_CSS_INVALID_QUEUE_ID) {
snprintf(bufinfo, sizeof(bufinfo), "Internal");
} else {
snprintf(bufinfo, sizeof(bufinfo), "Queue: %s %s",
pipe_id_to_str[id],
queue_id_to_str[frame->dynamic_queue_id]);
}
dtrace_dot(
"node [shape = box, "
"fixedsize=true, width=2, height=0.7]; \"0x%08lx\" "
"[label = \"%s\\n%d(%d) x %d, %dbpp\\n%s\"];",
HOST_ADDRESS(frame),
debug_frame_format2str(frame->info.format),
frame->info.res.width,
frame->info.padded_width,
frame->info.res.height,
frame->info.raw_bit_depth,
bufinfo);
if (in_frame) {
dtrace_dot(
"\"0x%08lx\"->\"%s(pipe%d)\" "
"[label = %s_frame];",
HOST_ADDRESS(frame),
blob_name, id, frame_name);
} else {
dtrace_dot(
"\"%s(pipe%d)\"->\"0x%08lx\" "
"[label = %s_frame];",
blob_name, id,
HOST_ADDRESS(frame),
frame_name);
}
}
void
ia_css_debug_pipe_graph_dump_prologue(void)
{
dtrace_dot("digraph sh_css_pipe_graph {");
dtrace_dot("rankdir=LR;");
dtrace_dot("fontsize=9;");
dtrace_dot("label = \"\\nEnable options: rp=reduced pipe, vfve=vf_veceven, "
"dvse=dvs_envelope, dvs6=dvs_6axis, bo=block_out, "
"fbds=fixed_bayer_ds, bf6=bayer_fir_6db, "
"rawb=raw_binning, cont=continuous, disc=dis_crop\\n"
"dp2a=dp_2adjacent, outp=output, outt=out_table, "
"reff=ref_frame, par=params, gam=gamma, "
"cagdc=ca_gdc, ispa=isp_addresses, inf=in_frame, "
"outf=out_frame, hs=high_speed, inpc=input_chunking\"");
}
void ia_css_debug_pipe_graph_dump_epilogue(void)
{
if (strlen(ring_buffer) > 0) {
dtrace_dot(ring_buffer);
}
if (pg_inst.stream_format != N_IA_CSS_STREAM_FORMAT) {
/* An input stream format has been set so assume we have
* an input system and sensor
*/
dtrace_dot(
"node [shape = doublecircle, "
"fixedsize=true, width=2.5]; \"input_system\" "
"[label = \"Input system\"];");
dtrace_dot(
"\"input_system\"->\"%s\" "
"[label = \"%s\"];",
dot_id_input_bin, debug_stream_format2str(pg_inst.stream_format));
dtrace_dot(
"node [shape = doublecircle, "
"fixedsize=true, width=2.5]; \"sensor\" "
"[label = \"Sensor\"];");
dtrace_dot(
"\"sensor\"->\"input_system\" "
"[label = \"%s\\n%d x %d\\n(%d x %d)\"];",
debug_stream_format2str(pg_inst.stream_format),
pg_inst.width, pg_inst.height,
pg_inst.eff_width, pg_inst.eff_height);
}
dtrace_dot("}");
/* Reset temp strings */
memset(dot_id_input_bin, 0, sizeof(dot_id_input_bin));
memset(ring_buffer, 0, sizeof(ring_buffer));
pg_inst.do_init = true;
pg_inst.width = 0;
pg_inst.height = 0;
pg_inst.eff_width = 0;
pg_inst.eff_height = 0;
pg_inst.stream_format = N_IA_CSS_STREAM_FORMAT;
}
void
ia_css_debug_pipe_graph_dump_stage(
struct ia_css_pipeline_stage *stage,
enum ia_css_pipe_id id)
{
char blob_name[SH_CSS_MAX_BINARY_NAME+10] = "<unknown type>";
char const *bin_type = "<unknown type>";
int i;
assert(stage != NULL);
if (stage->sp_func != IA_CSS_PIPELINE_NO_FUNC)
return;
if (pg_inst.do_init) {
ia_css_debug_pipe_graph_dump_prologue();
pg_inst.do_init = false;
}
if (stage->binary) {
bin_type = "binary";
if (stage->binary->info->blob)
snprintf(blob_name, sizeof(blob_name), "%s_stage%d",
stage->binary->info->blob->name, stage->stage_num);
} else if (stage->firmware) {
bin_type = "firmware";
strncpy_s(blob_name, sizeof(blob_name), IA_CSS_EXT_ISP_PROG_NAME(stage->firmware), sizeof(blob_name));
}
/* Guard in case of binaries that don't have any binary_info */
if (stage->binary_info != NULL) {
char enable_info1[100];
char enable_info2[100];
char enable_info3[100];
char enable_info[200];
struct ia_css_binary_info *bi = stage->binary_info;
/* Split it in 2 function-calls to keep the amount of
* parameters per call "reasonable"
*/
snprintf(enable_info1, sizeof(enable_info1),
"%s%s%s%s%s%s%s%s%s%s%s%s%s%s",
bi->enable.reduced_pipe ? "rp," : "",
bi->enable.vf_veceven ? "vfve," : "",
bi->enable.dis ? "dis," : "",
bi->enable.dvs_envelope ? "dvse," : "",
bi->enable.uds ? "uds," : "",
bi->enable.dvs_6axis ? "dvs6," : "",
bi->enable.block_output ? "bo," : "",
bi->enable.ds ? "ds," : "",
bi->enable.bayer_fir_6db ? "bf6," : "",
bi->enable.raw_binning ? "rawb," : "",
bi->enable.continuous ? "cont," : "",
bi->enable.s3a ? "s3a," : "",
bi->enable.fpnr ? "fpnr," : "",
bi->enable.sc ? "sc," : ""
);
snprintf(enable_info2, sizeof(enable_info2),
"%s%s%s%s%s%s%s%s%s%s%s",
bi->enable.macc ? "macc," : "",
bi->enable.output ? "outp," : "",
bi->enable.ref_frame ? "reff," : "",
bi->enable.tnr ? "tnr," : "",
bi->enable.xnr ? "xnr," : "",
bi->enable.params ? "par," : "",
bi->enable.ca_gdc ? "cagdc," : "",
bi->enable.isp_addresses ? "ispa," : "",
bi->enable.in_frame ? "inf," : "",
bi->enable.out_frame ? "outf," : "",
bi->enable.high_speed ? "hs," : ""
);
/* And merge them into one string */
snprintf(enable_info, sizeof(enable_info), "%s%s",
enable_info1, enable_info2);
{
int l, p;
char *ei = enable_info;
l = strlen(ei);
/* Replace last ',' with \0 if present */
if (l && enable_info[l-1] == ',')
enable_info[--l] = '\0';
if (l <= ENABLE_LINE_MAX_LENGTH) {
/* It fits on one line, copy string and init */
/* other helper strings with empty string */
strcpy_s(enable_info,
sizeof(enable_info),
ei);
} else {
/* Too big for one line, find last comma */
p = ENABLE_LINE_MAX_LENGTH;
while (ei[p] != ',')
p--;
/* Last comma found, copy till that comma */
strncpy_s(enable_info1,
sizeof(enable_info1),
ei, p);
enable_info1[p] = '\0';
ei += p+1;
l = strlen(ei);
if (l <= ENABLE_LINE_MAX_LENGTH) {
/* The 2nd line fits */
/* we cannot use ei as argument because
* it is not guarenteed dword aligned
*/
strncpy_s(enable_info2,
sizeof(enable_info2),
ei, l);
enable_info2[l] = '\0';
snprintf(enable_info, sizeof(enable_info), "%s\\n%s",
enable_info1, enable_info2);
} else {
/* 2nd line is still too long */
p = ENABLE_LINE_MAX_LENGTH;
while (ei[p] != ',')
p--;
strncpy_s(enable_info2,
sizeof(enable_info2),
ei, p);
enable_info2[p] = '\0';
ei += p+1;
l = strlen(ei);
if (l <= ENABLE_LINE_MAX_LENGTH) {
/* The 3rd line fits */
/* we cannot use ei as argument because
* it is not guarenteed dword aligned
*/
strcpy_s(enable_info3,
sizeof(enable_info3), ei);
enable_info3[l] = '\0';
snprintf(enable_info, sizeof(enable_info),
"%s\\n%s\\n%s",
enable_info1, enable_info2,
enable_info3);
} else {
/* 3rd line is still too long */
p = ENABLE_LINE_MAX_LENGTH;
while (ei[p] != ',')
p--;
strncpy_s(enable_info3,
sizeof(enable_info3),
ei, p);
enable_info3[p] = '\0';
ei += p+1;
strcpy_s(enable_info3,
sizeof(enable_info3), ei);
snprintf(enable_info, sizeof(enable_info),
"%s\\n%s\\n%s",
enable_info1, enable_info2,
enable_info3);
}
}
}
}
dtrace_dot("node [shape = circle, fixedsize=true, width=2.5, "
"label=\"%s\\n%s\\n\\n%s\"]; \"%s(pipe%d)\"",
bin_type, blob_name, enable_info, blob_name, id);
}
else {
dtrace_dot("node [shape = circle, fixedsize=true, width=2.5, "
"label=\"%s\\n%s\\n\"]; \"%s(pipe%d)\"",
bin_type, blob_name, blob_name, id);
}
if (stage->stage_num == 0) {
/*
* There are some implicite assumptions about which bin is the
* input binary e.g. which one is connected to the input system
* Priority:
* 1) sp_raw_copy bin has highest priority
* 2) First stage==0 binary of preview, video or capture
*/
if (strlen(dot_id_input_bin) == 0) {
snprintf(dot_id_input_bin, sizeof(dot_id_input_bin),
"%s(pipe%d)", blob_name, id);
}
}
if (stage->args.in_frame) {
ia_css_debug_pipe_graph_dump_frame(
stage->args.in_frame, id, blob_name,
"in", true);
}
#ifndef ISP2401
for (i = 0; i < NUM_VIDEO_TNR_FRAMES; i++) {
#else
for (i = 0; i < NUM_TNR_FRAMES; i++) {
#endif
if (stage->args.tnr_frames[i]) {
ia_css_debug_pipe_graph_dump_frame(
stage->args.tnr_frames[i], id,
blob_name, "tnr_frame", true);
}
}
for (i = 0; i < MAX_NUM_VIDEO_DELAY_FRAMES; i++) {
if (stage->args.delay_frames[i]) {
ia_css_debug_pipe_graph_dump_frame(
stage->args.delay_frames[i], id,
blob_name, "delay_frame", true);
}
}
for (i = 0; i < IA_CSS_BINARY_MAX_OUTPUT_PORTS; i++) {
if (stage->args.out_frame[i]) {
ia_css_debug_pipe_graph_dump_frame(
stage->args.out_frame[i], id, blob_name,
"out", false);
}
}
if (stage->args.out_vf_frame) {
ia_css_debug_pipe_graph_dump_frame(
stage->args.out_vf_frame, id, blob_name,
"out_vf", false);
}
}
void
ia_css_debug_pipe_graph_dump_sp_raw_copy(
struct ia_css_frame *out_frame)
{
assert(out_frame != NULL);
if (pg_inst.do_init) {
ia_css_debug_pipe_graph_dump_prologue();
pg_inst.do_init = false;
}
dtrace_dot("node [shape = circle, fixedsize=true, width=2.5, "
"label=\"%s\\n%s\"]; \"%s(pipe%d)\"",
"sp-binary", "sp_raw_copy", "sp_raw_copy", 1);
snprintf(ring_buffer, sizeof(ring_buffer),
"node [shape = box, "
"fixedsize=true, width=2, height=0.7]; \"0x%08lx\" "
"[label = \"%s\\n%d(%d) x %d\\nRingbuffer\"];",
HOST_ADDRESS(out_frame),
debug_frame_format2str(out_frame->info.format),
out_frame->info.res.width,
out_frame->info.padded_width,
out_frame->info.res.height);
dtrace_dot(ring_buffer);
dtrace_dot(
"\"%s(pipe%d)\"->\"0x%08lx\" "
"[label = out_frame];",
"sp_raw_copy", 1, HOST_ADDRESS(out_frame));
snprintf(dot_id_input_bin, sizeof(dot_id_input_bin), "%s(pipe%d)", "sp_raw_copy", 1);
}
void
ia_css_debug_pipe_graph_dump_stream_config(
const struct ia_css_stream_config *stream_config)
{
pg_inst.width = stream_config->input_config.input_res.width;
pg_inst.height = stream_config->input_config.input_res.height;
pg_inst.eff_width = stream_config->input_config.effective_res.width;
pg_inst.eff_height = stream_config->input_config.effective_res.height;
pg_inst.stream_format = stream_config->input_config.format;
}
void
ia_css_debug_dump_resolution(
const struct ia_css_resolution *res,
const char *label)
{
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "%s: =%d x =%d\n",
label, res->width, res->height);
}
void
ia_css_debug_dump_frame_info(
const struct ia_css_frame_info *info,
const char *label)
{
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "%s\n", label);
ia_css_debug_dump_resolution(&info->res, "res");
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "padded_width: %d\n",
info->padded_width);
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "format: %d\n", info->format);
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "raw_bit_depth: %d\n",
info->raw_bit_depth);
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "raw_bayer_order: %d\n",
info->raw_bayer_order);
}
void
ia_css_debug_dump_capture_config(
const struct ia_css_capture_config *config)
{
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "%s\n", __func__);
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "mode: %d\n", config->mode);
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "enable_xnr: %d\n",
config->enable_xnr);
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "enable_raw_output: %d\n",
config->enable_raw_output);
}
void
ia_css_debug_dump_pipe_extra_config(
const struct ia_css_pipe_extra_config *extra_config)
{
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "%s\n", __func__);
if (extra_config) {
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE,
"enable_raw_binning: %d\n",
extra_config->enable_raw_binning);
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "enable_yuv_ds: %d\n",
extra_config->enable_yuv_ds);
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE,
"enable_high_speed: %d\n",
extra_config->enable_high_speed);
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE,
"enable_dvs_6axis: %d\n",
extra_config->enable_dvs_6axis);
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE,
"enable_reduced_pipe: %d\n",
extra_config->enable_reduced_pipe);
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE,
"enable_fractional_ds: %d\n",
extra_config->enable_fractional_ds);
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "disable_vf_pp: %d\n",
extra_config->disable_vf_pp);
}
}
void
ia_css_debug_dump_pipe_config(
const struct ia_css_pipe_config *config)
{
unsigned int i;
IA_CSS_ENTER_PRIVATE("config = %p", config);
if (!config) {
IA_CSS_ERROR("NULL input parameter");
IA_CSS_LEAVE_PRIVATE("");
return;
}
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "mode: %d\n", config->mode);
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "isp_pipe_version: %d\n",
config->isp_pipe_version);
ia_css_debug_dump_resolution(&config->bayer_ds_out_res,
"bayer_ds_out_res");
ia_css_debug_dump_resolution(&config->capt_pp_in_res,
"capt_pp_in_res");
ia_css_debug_dump_resolution(&config->vf_pp_in_res, "vf_pp_in_res");
#ifdef ISP2401
ia_css_debug_dump_resolution(&config->output_system_in_res,
"output_system_in_res");
#endif
ia_css_debug_dump_resolution(&config->dvs_crop_out_res,
"dvs_crop_out_res");
for (i = 0; i < IA_CSS_PIPE_MAX_OUTPUT_STAGE; i++) {
ia_css_debug_dump_frame_info(&config->output_info[i], "output_info");
ia_css_debug_dump_frame_info(&config->vf_output_info[i],
"vf_output_info");
}
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "acc_extension: %p\n",
config->acc_extension);
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "num_acc_stages: %d\n",
config->num_acc_stages);
ia_css_debug_dump_capture_config(&config->default_capture_config);
ia_css_debug_dump_resolution(&config->dvs_envelope, "dvs_envelope");
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "dvs_frame_delay: %d\n",
config->dvs_frame_delay);
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "acc_num_execs: %d\n",
config->acc_num_execs);
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "enable_dz: %d\n",
config->enable_dz);
IA_CSS_LEAVE_PRIVATE("");
}
void
ia_css_debug_dump_stream_config_source(
const struct ia_css_stream_config *config)
{
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "%s()\n", __func__);
switch (config->mode) {
case IA_CSS_INPUT_MODE_SENSOR:
case IA_CSS_INPUT_MODE_BUFFERED_SENSOR:
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "source.port\n");
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "port: %d\n",
config->source.port.port);
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "num_lanes: %d\n",
config->source.port.num_lanes);
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "timeout: %d\n",
config->source.port.timeout);
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "compression: %d\n",
config->source.port.compression.type);
break;
case IA_CSS_INPUT_MODE_TPG:
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "source.tpg\n");
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "id: %d\n",
config->source.tpg.id);
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "mode: %d\n",
config->source.tpg.mode);
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "x_mask: 0x%x\n",
config->source.tpg.x_mask);
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "x_delta: %d\n",
config->source.tpg.x_delta);
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "y_mask: 0x%x\n",
config->source.tpg.y_mask);
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "y_delta: %d\n",
config->source.tpg.y_delta);
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "xy_mask: 0x%x\n",
config->source.tpg.xy_mask);
break;
case IA_CSS_INPUT_MODE_PRBS:
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "source.prbs\n");
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "id: %d\n",
config->source.prbs.id);
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "h_blank: %d\n",
config->source.prbs.h_blank);
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "v_blank: %d\n",
config->source.prbs.v_blank);
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "seed: 0x%x\n",
config->source.prbs.seed);
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "seed1: 0x%x\n",
config->source.prbs.seed1);
break;
default:
case IA_CSS_INPUT_MODE_FIFO:
case IA_CSS_INPUT_MODE_MEMORY:
break;
}
}
void
ia_css_debug_dump_mipi_buffer_config(
const struct ia_css_mipi_buffer_config *config)
{
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "%s()\n", __func__);
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "size_mem_words: %d\n",
config->size_mem_words);
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "nof_mipi_buffers: %d\n",
config->nof_mipi_buffers);
}
void
ia_css_debug_dump_metadata_config(
const struct ia_css_metadata_config *config)
{
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "%s()\n", __func__);
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "data_type: %d\n",
config->data_type);
ia_css_debug_dump_resolution(&config->resolution, "resolution");
}
void
ia_css_debug_dump_stream_config(
const struct ia_css_stream_config *config,
int num_pipes)
{
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "%s()\n", __func__);
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "num_pipes: %d\n", num_pipes);
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "mode: %d\n", config->mode);
ia_css_debug_dump_stream_config_source(config);
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "channel_id: %d\n",
config->channel_id);
ia_css_debug_dump_resolution(&config->input_config.input_res, "input_res");
ia_css_debug_dump_resolution(&config->input_config.effective_res, "effective_res");
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "format: %d\n",
config->input_config.format);
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "bayer_order: %d\n",
config->input_config.bayer_order);
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "sensor_binning_factor: %d\n",
config->sensor_binning_factor);
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "pixels_per_clock: %d\n",
config->pixels_per_clock);
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "online: %d\n",
config->online);
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "init_num_cont_raw_buf: %d\n",
config->init_num_cont_raw_buf);
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE,
"target_num_cont_raw_buf: %d\n",
config->target_num_cont_raw_buf);
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "pack_raw_pixels: %d\n",
config->pack_raw_pixels);
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "continuous: %d\n",
config->continuous);
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "flash_gpio_pin: %d\n",
config->flash_gpio_pin);
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "left_padding: %d\n",
config->left_padding);
ia_css_debug_dump_mipi_buffer_config(&config->mipi_buffer_config);
ia_css_debug_dump_metadata_config(&config->metadata_config);
}
/*
Trace support.
This tracer is using a buffer to trace the flow of the FW and dump misc values (see below for details).
Currently, support is only for SKC.
To enable support for other platforms:
- Allocate a buffer for tracing in DMEM. The longer the better.
- Use the DBG_init routine in sp.hive.c to initiatilize the tracer with the address and size selected.
- Add trace points in the SP code wherever needed.
- Enable the dump below with the required address and required adjustments.
Dump is called at the end of ia_css_debug_dump_sp_state().
*/
/*
dump_trace() : dump the trace points from DMEM2.
for every trace point, the following are printed: index, major:minor and the 16-bit attached value.
The routine looks for the first 0, and then prints from it cyclically.
Data forma in DMEM2:
first 4 DWORDS: header
DWORD 0: data description
byte 0: version
byte 1: number of threads (for future use)
byte 2+3: number ot TPs
DWORD 1: command byte + data (for future use)
byte 0: command
byte 1-3: command signature
DWORD 2-3: additional data (for future use)
Following data is 4-byte oriented:
byte 0: major
byte 1: minor
byte 2-3: data
*/
#if TRACE_ENABLE_SP0 || TRACE_ENABLE_SP1 || TRACE_ENABLE_ISP
#ifndef ISP2401
static void debug_dump_one_trace(TRACE_CORE_ID proc_id)
#else
static void debug_dump_one_trace(enum TRACE_CORE_ID proc_id)
#endif
{
#if defined(HAS_TRACER_V2)
uint32_t start_addr;
uint32_t start_addr_data;
uint32_t item_size;
#ifndef ISP2401
uint32_t tmp;
#else
uint8_t tid_val;
enum TRACE_DUMP_FORMAT dump_format;
#endif
int i, j, max_trace_points, point_num, limit = -1;
/* using a static buffer here as the driver has issues allocating memory */
static uint32_t trace_read_buf[TRACE_BUFF_SIZE] = {0};
#ifdef ISP2401
static struct trace_header_t header;
uint8_t *header_arr;
#endif
/* read the header and parse it */
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "~~~ Tracer ");
switch (proc_id)
{
case TRACE_SP0_ID:
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "SP0");
start_addr = TRACE_SP0_ADDR;
start_addr_data = TRACE_SP0_DATA_ADDR;
item_size = TRACE_SP0_ITEM_SIZE;
max_trace_points = TRACE_SP0_MAX_POINTS;
break;
case TRACE_SP1_ID:
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "SP1");
start_addr = TRACE_SP1_ADDR;
start_addr_data = TRACE_SP1_DATA_ADDR;
item_size = TRACE_SP1_ITEM_SIZE;
max_trace_points = TRACE_SP1_MAX_POINTS;
break;
case TRACE_ISP_ID:
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "ISP");
start_addr = TRACE_ISP_ADDR;
start_addr_data = TRACE_ISP_DATA_ADDR;
item_size = TRACE_ISP_ITEM_SIZE;
max_trace_points = TRACE_ISP_MAX_POINTS;
break;
default:
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "\t\ttraces are not supported for this processor ID - exiting\n");
return;
}
#ifndef ISP2401
tmp = ia_css_device_load_uint32(start_addr);
point_num = (tmp >> 16) & 0xFFFF;
#endif
#ifndef ISP2401
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, " ver %d %d points\n", tmp & 0xFF, point_num);
if ((tmp & 0xFF) != TRACER_VER) {
#else
/* Loading byte-by-byte as using the master routine had issues */
header_arr = (uint8_t *)&header;
for (i = 0; i < (int)sizeof(struct trace_header_t); i++)
header_arr[i] = ia_css_device_load_uint8(start_addr + (i));
point_num = header.max_tracer_points;
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, " ver %d %d points\n", header.version, point_num);
if ((header.version & 0xFF) != TRACER_VER) {
#endif
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "\t\tUnknown version - exiting\n");
return;
}
if (point_num > max_trace_points) {
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "\t\tToo many points - exiting\n");
return;
}
/* copy the TPs and find the first 0 */
for (i = 0; i < point_num; i++) {
trace_read_buf[i] = ia_css_device_load_uint32(start_addr_data + (i * item_size));
if ((limit == (-1)) && (trace_read_buf[i] == 0))
limit = i;
}
#ifdef ISP2401
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "Status:\n");
for (i = 0; i < SH_CSS_MAX_SP_THREADS; i++)
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "\tT%d: %3d (%02x) %6d (%04x) %10d (%08x)\n", i,
header.thr_status_byte[i], header.thr_status_byte[i],
header.thr_status_word[i], header.thr_status_word[i],
header.thr_status_dword[i], header.thr_status_dword[i]);
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "Scratch:\n");
for (i = 0; i < MAX_SCRATCH_DATA; i++)
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "%10d (%08x) ",
header.scratch_debug[i], header.scratch_debug[i]);
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "\n");
#endif
/* two 0s in the beginning: empty buffer */
if ((trace_read_buf[0] == 0) && (trace_read_buf[1] == 0)) {
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "\t\tEmpty tracer - exiting\n");
return;
}
/* no overrun: start from 0 */
if ((limit == point_num-1) || /* first 0 is at the end - border case */
(trace_read_buf[limit+1] == 0)) /* did not make a full cycle after the memset */
limit = 0;
/* overrun: limit is the first non-zero after the first zero */
else
limit++;
/* print the TPs */
for (i = 0; i < point_num; i++) {
j = (limit + i) % point_num;
if (trace_read_buf[j])
{
#ifndef ISP2401
TRACE_DUMP_FORMAT dump_format = FIELD_FORMAT_UNPACK(trace_read_buf[j]);
#else
tid_val = FIELD_TID_UNPACK(trace_read_buf[j]);
dump_format = TRACE_DUMP_FORMAT_POINT;
/*
* When tid value is 111b, the data will be interpreted differently:
* tid val is ignored, major field contains 2 bits (msb) for format type
*/
if (tid_val == FIELD_TID_SEL_FORMAT_PAT) {
dump_format = FIELD_FORMAT_UNPACK(trace_read_buf[j]);
}
#endif
switch (dump_format)
{
case TRACE_DUMP_FORMAT_POINT:
ia_css_debug_dtrace(
#ifndef ISP2401
IA_CSS_DEBUG_TRACE, "\t\t%d %d:%d value - %d\n",
j, FIELD_MAJOR_UNPACK(trace_read_buf[j]),
#else
IA_CSS_DEBUG_TRACE, "\t\t%d T%d %d:%d value - %x (%d)\n",
j,
tid_val,
FIELD_MAJOR_UNPACK(trace_read_buf[j]),
#endif
FIELD_MINOR_UNPACK(trace_read_buf[j]),
#ifdef ISP2401
FIELD_VALUE_UNPACK(trace_read_buf[j]),
#endif
FIELD_VALUE_UNPACK(trace_read_buf[j]));
break;
#ifndef ISP2401
case TRACE_DUMP_FORMAT_VALUE24_HEX:
#else
case TRACE_DUMP_FORMAT_POINT_NO_TID:
#endif
ia_css_debug_dtrace(
#ifndef ISP2401
IA_CSS_DEBUG_TRACE, "\t\t%d, %d, 24bit value %x H\n",
#else
IA_CSS_DEBUG_TRACE, "\t\t%d %d:%d value - %x (%d)\n",
#endif
j,
#ifndef ISP2401
FIELD_MAJOR_UNPACK(trace_read_buf[j]),
FIELD_VALUE_24_UNPACK(trace_read_buf[j]));
#else
FIELD_MAJOR_W_FMT_UNPACK(trace_read_buf[j]),
FIELD_MINOR_UNPACK(trace_read_buf[j]),
FIELD_VALUE_UNPACK(trace_read_buf[j]),
FIELD_VALUE_UNPACK(trace_read_buf[j]));
#endif
break;
#ifndef ISP2401
case TRACE_DUMP_FORMAT_VALUE24_DEC:
#else
case TRACE_DUMP_FORMAT_VALUE24:
#endif
ia_css_debug_dtrace(
#ifndef ISP2401
IA_CSS_DEBUG_TRACE, "\t\t%d, %d, 24bit value %d D\n",
#else
IA_CSS_DEBUG_TRACE, "\t\t%d, %d, 24bit value %x (%d)\n",
#endif
j,
FIELD_MAJOR_UNPACK(trace_read_buf[j]),
#ifdef ISP2401
FIELD_MAJOR_W_FMT_UNPACK(trace_read_buf[j]),
FIELD_VALUE_24_UNPACK(trace_read_buf[j]),
#endif
FIELD_VALUE_24_UNPACK(trace_read_buf[j]));
break;
#ifdef ISP2401
#endif
case TRACE_DUMP_FORMAT_VALUE24_TIMING:
ia_css_debug_dtrace(
IA_CSS_DEBUG_TRACE, "\t\t%d, %d, timing %x\n",
j,
#ifndef ISP2401
FIELD_MAJOR_UNPACK(trace_read_buf[j]),
#else
FIELD_MAJOR_W_FMT_UNPACK(trace_read_buf[j]),
#endif
FIELD_VALUE_24_UNPACK(trace_read_buf[j]));
break;
case TRACE_DUMP_FORMAT_VALUE24_TIMING_DELTA:
ia_css_debug_dtrace(
IA_CSS_DEBUG_TRACE, "\t\t%d, %d, timing delta %x\n",
j,
#ifndef ISP2401
FIELD_MAJOR_UNPACK(trace_read_buf[j]),
#else
FIELD_MAJOR_W_FMT_UNPACK(trace_read_buf[j]),
#endif
FIELD_VALUE_24_UNPACK(trace_read_buf[j]));
break;
default:
ia_css_debug_dtrace(
IA_CSS_DEBUG_TRACE,
"no such trace dump format %d",
#ifndef ISP2401
FIELD_FORMAT_UNPACK(trace_read_buf[j]));
#else
dump_format);
#endif
break;
}
}
}
#else
(void)proc_id;
#endif /* HAS_TRACER_V2 */
}
#endif /* TRACE_ENABLE_SP0 || TRACE_ENABLE_SP1 || TRACE_ENABLE_ISP */
void ia_css_debug_dump_trace(void)
{
#if TRACE_ENABLE_SP0
debug_dump_one_trace(TRACE_SP0_ID);
#endif
#if TRACE_ENABLE_SP1
debug_dump_one_trace(TRACE_SP1_ID);
#endif
#if TRACE_ENABLE_ISP
debug_dump_one_trace(TRACE_ISP_ID);
#endif
}
#if defined(USE_INPUT_SYSTEM_VERSION_2) || defined(USE_INPUT_SYSTEM_VERSION_2401)
/* Tagger state dump function. The tagger is only available when the CSS
* contains an input system (2400 or 2401). */
void ia_css_debug_tagger_state(void)
{
unsigned int i;
unsigned int HIVE_ADDR_tagger_frames;
ia_css_tagger_buf_sp_elem_t tbuf_frames[MAX_CB_ELEMS_FOR_TAGGER];
HIVE_ADDR_tagger_frames = sh_css_sp_fw.info.sp.tagger_frames_addr;
/* This variable is not used in crun */
(void)HIVE_ADDR_tagger_frames;
/* 2400 and 2401 only have 1 SP, so the tagger lives on SP0 */
sp_dmem_load(SP0_ID,
(unsigned int)sp_address_of(tagger_frames),
tbuf_frames,
sizeof(tbuf_frames));
ia_css_debug_dtrace(2, "Tagger Info:\n");
for (i = 0; i < MAX_CB_ELEMS_FOR_TAGGER; i++) {
ia_css_debug_dtrace(2, "\t tagger frame[%d]: exp_id=%d, marked=%d, locked=%d\n",
i, tbuf_frames[i].exp_id, tbuf_frames[i].mark, tbuf_frames[i].lock);
}
}
#endif /* defined(USE_INPUT_SYSTEM_VERSION_2) || defined(USE_INPUT_SYSTEM_VERSION_2401) */
#ifdef ISP2401
void ia_css_debug_pc_dump(sp_ID_t id, unsigned int num_of_dumps)
{
unsigned int pc;
unsigned int i;
hrt_data sc = sp_ctrl_load(id, SP_SC_REG);
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "SP%-1d Status reg: 0x%X\n", id, sc);
sc = sp_ctrl_load(id, SP_CTRL_SINK_REG);
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "SP%-1d Stall reg: 0x%X\n", id, sc);
for (i = 0; i < num_of_dumps; i++) {
pc = sp_ctrl_load(id, SP_PC_REG);
ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "SP%-1d PC: 0x%X\n", id, pc);
}
}
#endif
#if defined(HRT_SCHED) || defined(SH_CSS_DEBUG_SPMEM_DUMP_SUPPORT)
#include "spmem_dump.c"
#endif
|