Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 | /*
* The driver for the Cirrus Logic's Sound Fusion CS46XX based soundcards
* Copyright (c) by Jaroslav Kysela <perex@suse.cz>
*
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
*
*
* NOTE: comments are copy/paste from cwcemb80.lst
* provided by Tom Woller at Cirrus (my only
* documentation about the SP OS running inside
* the DSP)
*/
#ifndef __CS46XX_DSP_SCB_TYPES_H__
#define __CS46XX_DSP_SCB_TYPES_H__
#include <asm/byteorder.h>
#ifndef ___DSP_DUAL_16BIT_ALLOC
#if defined(__LITTLE_ENDIAN)
#define ___DSP_DUAL_16BIT_ALLOC(a,b) u16 a; u16 b;
#elif defined(__BIG_ENDIAN)
#define ___DSP_DUAL_16BIT_ALLOC(a,b) u16 b; u16 a;
#else
#error Not __LITTLE_ENDIAN and not __BIG_ENDIAN, then what ???
#endif
#endif
/* This structs are used internally by the SP */
typedef struct _basic_dma_req_t {
/* DMA Requestor Word 0 (DCW) fields:
31 [30-28]27 [26:24] 23 22 21 20 [19:18] [17:16] 15 14 13 12 11 10 9 8 7 6 [5:0]
_______________________________________________________________________________________
|S| SBT |D| DBT |wb|wb| | | LS | SS |Opt|Do|SSG|DSG| | | | | | | Dword |
|H|_____ |H|_________|S_|D |__|__|______|_______|___|ne|__ |__ |__|__|_|_|_|_|_Count -1|
*/
u32 dcw; /* DMA Control Word */
u32 dmw; /* DMA Mode Word */
u32 saw; /* Source Address Word */
u32 daw; /* Destination Address Word */
} basic_dma_req_t;
typedef struct _scatter_gather_ext_t {
u32 npaw; /* Next-Page Address Word */
/* DMA Requestor Word 5 (NPCW) fields:
31-30 29 28 [27:16] [15:12] [11:3] [2:0]
_________________________________________________________________________________________
|SV |LE|SE| Sample-end byte offset | | Page-map entry offset for next | |
|page|__|__| ___________________________|_________|__page, if !sample-end___________|____|
*/
u32 npcw; /* Next-Page Control Word */
u32 lbaw; /* Loop-Begin Address Word */
u32 nplbaw; /* Next-Page after Loop-Begin Address Word */
u32 sgaw; /* Scatter/Gather Address Word */
} scatter_gather_ext_t;
typedef struct _volume_control_t {
___DSP_DUAL_16BIT_ALLOC(
rightTarg, /* Target volume for left & right channels */
leftTarg
)
___DSP_DUAL_16BIT_ALLOC(
rightVol, /* Current left & right channel volumes */
leftVol
)
} volume_control_t;
/* Generic stream control block (SCB) structure definition */
typedef struct _generic_scb_t {
/* For streaming I/O, the DSP should never alter any words in the DMA
requestor or the scatter/gather extension. Only ad hoc DMA request
streams are free to alter the requestor (currently only occur in the
DOS-based MIDI controller and in debugger-inserted code).
If an SCB does not have any associated DMA requestor, these 9 ints
may be freed for use by other tasks, but the pointer to the SCB must
still be such that the insOrd:nextSCB appear at offset 9 from the
SCB pointer.
Basic (non scatter/gather) DMA requestor (4 ints)
*/
/* Initialized by the host, only modified by DMA
R/O for the DSP task */
basic_dma_req_t basic_req; /* Optional */
/* Scatter/gather DMA requestor extension (5 ints)
Initialized by the host, only modified by DMA
DSP task never needs to even read these.
*/
scatter_gather_ext_t sg_ext; /* Optional */
/* Sublist pointer & next stream control block (SCB) link.
Initialized & modified by the host R/O for the DSP task
*/
___DSP_DUAL_16BIT_ALLOC(
next_scb, /* REQUIRED */
sub_list_ptr /* REQUIRED */
)
/* Pointer to this tasks parameter block & stream function pointer
Initialized by the host R/O for the DSP task */
___DSP_DUAL_16BIT_ALLOC(
entry_point, /* REQUIRED */
this_spb /* REQUIRED */
)
/* rsConfig register for stream buffer (rsDMA reg.
is loaded from basicReq.daw for incoming streams, or
basicReq.saw, for outgoing streams)
31 30 29 [28:24] [23:16] 15 14 13 12 11 10 9 8 7 6 5 4 [3:0]
______________________________________________________________________________
|DMA |D|maxDMAsize| streamNum|dir|p| | | | | | |ds |shr 1|rev Cy | mod |
|prio |_|__________|__________|___|_|__|__|__|__|_|_|___|_____|_______|_______|
31 30 29 [28:24] [23:16] 15 14 13 12 11 10 9 8 7 6 5 4 [3:0]
Initialized by the host R/O for the DSP task
*/
u32 strm_rs_config; /* REQUIRED */
//
/* On mixer input streams: indicates mixer input stream configuration
On Tees, this is copied from the stream being snooped
Stream sample pointer & MAC-unit mode for this stream
Initialized by the host Updated by the DSP task
*/
u32 strm_buf_ptr; /* REQUIRED */
/* On mixer input streams: points to next mixer input and is updated by the
mixer subroutine in the "parent" DSP task
(least-significant 16 bits are preserved, unused)
On Tees, the pointer is copied from the stream being snooped on
initialization, and, subsequently, it is copied into the
stream being snooped.
On wavetable/3D voices: the strmBufPtr will use all 32 bits to allow for
fractional phase accumulation
Fractional increment per output sample in the input sample buffer
(Not used on mixer input streams & redefined on Tees)
On wavetable/3D voices: this 32-bit word specifies the integer.fractional
increment per output sample.
*/
u32 strmPhiIncr;
/* Standard stereo volume control
Initialized by the host (host updates target volumes)
Current volumes update by the DSP task
On mixer input streams: required & updated by the mixer subroutine in the
"parent" DSP task
On Tees, both current & target volumes are copied up on initialization,
and, subsequently, the target volume is copied up while the current
volume is copied down.
These two 32-bit words are redefined for wavetable & 3-D voices.
*/
volume_control_t vol_ctrl_t; /* Optional */
} generic_scb_t;
typedef struct _spos_control_block_t {
/* WARNING: Certain items in this structure are modified by the host
Any dword that can be modified by the host, must not be
modified by the SP as the host can only do atomic dword
writes, and to do otherwise, even a read modify write,
may lead to corrupted data on the SP.
This rule does not apply to one off boot time initialisation prior to starting the SP
*/
___DSP_DUAL_16BIT_ALLOC(
/* First element on the Hyper forground task tree */
hfg_tree_root_ptr, /* HOST */
/* First 3 dwords are written by the host and read-only on the DSP */
hfg_stack_base /* HOST */
)
___DSP_DUAL_16BIT_ALLOC(
/* Point to this data structure to enable easy access */
spos_cb_ptr, /* SP */
prev_task_tree_ptr /* SP && HOST */
)
___DSP_DUAL_16BIT_ALLOC(
/* Currently Unused */
xxinterval_timer_period,
/* Enable extension of SPOS data structure */
HFGSPB_ptr
)
___DSP_DUAL_16BIT_ALLOC(
xxnum_HFG_ticks_thisInterval,
/* Modified by the DSP */
xxnum_tntervals
)
/* Set by DSP upon encountering a trap (breakpoint) or a spurious
interrupt. The host must clear this dword after reading it
upon receiving spInt1. */
___DSP_DUAL_16BIT_ALLOC(
spurious_int_flag, /* (Host & SP) Nature of the spurious interrupt */
trap_flag /* (Host & SP) Nature of detected Trap */
)
___DSP_DUAL_16BIT_ALLOC(
unused2,
invalid_IP_flag /* (Host & SP ) Indicate detection of invalid instruction pointer */
)
___DSP_DUAL_16BIT_ALLOC(
/* pointer to forground task tree header for use in next task search */
fg_task_tree_hdr_ptr, /* HOST */
/* Data structure for controlling synchronous link update */
hfg_sync_update_ptr /* HOST */
)
___DSP_DUAL_16BIT_ALLOC(
begin_foreground_FCNT, /* SP */
/* Place holder for holding sleep timing */
last_FCNT_before_sleep /* SP */
)
___DSP_DUAL_16BIT_ALLOC(
unused7, /* SP */
next_task_treePtr /* SP */
)
u32 unused5;
___DSP_DUAL_16BIT_ALLOC(
active_flags, /* SP */
/* State flags, used to assist control of execution of Hyper Forground */
HFG_flags /* SP */
)
___DSP_DUAL_16BIT_ALLOC(
unused9,
unused8
)
/* Space for saving enough context so that we can set up enough
to save some more context.
*/
u32 rFE_save_for_invalid_IP;
u32 r32_save_for_spurious_int;
u32 r32_save_for_trap;
u32 r32_save_for_HFG;
} spos_control_block_t;
/* SPB for MIX_TO_OSTREAM algorithm family */
typedef struct _mix2_ostream_spb_t
{
/* 16b.16b integer.frac approximation to the
number of 3 sample triplets to output each
frame. (approximation must be floor, to
insure that the fractional error is always
positive)
*/
u32 outTripletsPerFrame;
/* 16b.16b integer.frac accumulated number of
output triplets since the start of group
*/
u32 accumOutTriplets;
} mix2_ostream_spb_t;
/* SCB for Timing master algorithm */
typedef struct _timing_master_scb_t {
/* First 12 dwords from generic_scb_t */
basic_dma_req_t basic_req; /* Optional */
scatter_gather_ext_t sg_ext; /* Optional */
___DSP_DUAL_16BIT_ALLOC(
next_scb, /* REQUIRED */
sub_list_ptr /* REQUIRED */
)
___DSP_DUAL_16BIT_ALLOC(
entry_point, /* REQUIRED */
this_spb /* REQUIRED */
)
___DSP_DUAL_16BIT_ALLOC(
/* Initial values are 0000:xxxx */
reserved,
extra_sample_accum
)
/* Initial values are xxxx:0000
hi: Current CODEC output FIFO pointer
(0 to 0x0f)
lo: Flag indicating that the CODEC
FIFO is sync'd (host clears to
resynchronize the FIFO pointer
upon start/restart)
*/
___DSP_DUAL_16BIT_ALLOC(
codec_FIFO_syncd,
codec_FIFO_ptr
)
/* Init. 8000:0005 for 44.1k
8000:0001 for 48k
hi: Fractional sample accumulator 0.16b
lo: Number of frames remaining to be
processed in the current group of
frames
*/
___DSP_DUAL_16BIT_ALLOC(
frac_samp_accum_qm1,
TM_frms_left_in_group
)
/* Init. 0001:0005 for 44.1k
0000:0001 for 48k
hi: Fractional sample correction factor 0.16b
to be added every frameGroupLength frames
to correct for truncation error in
nsamp_per_frm_q15
lo: Number of frames in the group
*/
___DSP_DUAL_16BIT_ALLOC(
frac_samp_correction_qm1,
TM_frm_group_length
)
/* Init. 44.1k*65536/8k = 0x00058333 for 44.1k
48k*65536/8k = 0x00060000 for 48k
16b.16b integer.frac approximation to the
number of samples to output each frame.
(approximation must be floor, to insure */
u32 nsamp_per_frm_q15;
} timing_master_scb_t;
/* SCB for CODEC output algorithm */
typedef struct _codec_output_scb_t {
/* First 13 dwords from generic_scb_t */
basic_dma_req_t basic_req; /* Optional */
scatter_gather_ext_t sg_ext; /* Optional */
___DSP_DUAL_16BIT_ALLOC(
next_scb, /* REQUIRED */
sub_list_ptr /* REQUIRED */
)
___DSP_DUAL_16BIT_ALLOC(
entry_point, /* REQUIRED */
this_spb /* REQUIRED */
)
u32 strm_rs_config; /* REQUIRED */
u32 strm_buf_ptr; /* REQUIRED */
/* NOTE: The CODEC output task reads samples from the first task on its
sublist at the stream buffer pointer (init. to lag DMA destination
address word). After the required number of samples is transferred,
the CODEC output task advances sub_list_ptr->strm_buf_ptr past the samples
consumed.
*/
/* Init. 0000:0010 for SDout
0060:0010 for SDout2
0080:0010 for SDout3
hi: Base IO address of FIFO to which
the left-channel samples are to
be written.
lo: Displacement for the base IO
address for left-channel to obtain
the base IO address for the FIFO
to which the right-channel samples
are to be written.
*/
___DSP_DUAL_16BIT_ALLOC(
left_chan_base_IO_addr,
right_chan_IO_disp
)
/* Init: 0x0080:0004 for non-AC-97
Init: 0x0080:0000 for AC-97
hi: Exponential volume change rate
for input stream
lo: Positive shift count to shift the
16-bit input sample to obtain the
32-bit output word
*/
___DSP_DUAL_16BIT_ALLOC(
CO_scale_shift_count,
CO_exp_vol_change_rate
)
/* Pointer to SCB at end of input chain */
___DSP_DUAL_16BIT_ALLOC(
reserved,
last_sub_ptr
)
} codec_output_scb_t;
/* SCB for CODEC input algorithm */
typedef struct _codec_input_scb_t {
/* First 13 dwords from generic_scb_t */
basic_dma_req_t basic_req; /* Optional */
scatter_gather_ext_t sg_ext; /* Optional */
___DSP_DUAL_16BIT_ALLOC(
next_scb, /* REQUIRED */
sub_list_ptr /* REQUIRED */
)
___DSP_DUAL_16BIT_ALLOC(
entry_point, /* REQUIRED */
this_spb /* REQUIRED */
)
u32 strm_rs_config; /* REQUIRED */
u32 strm_buf_ptr; /* REQUIRED */
/* NOTE: The CODEC input task reads samples from the hardware FIFO
sublist at the DMA source address word (sub_list_ptr->basic_req.saw).
After the required number of samples is transferred, the CODEC
output task advances sub_list_ptr->basic_req.saw past the samples
consumed. SPuD must initialize the sub_list_ptr->basic_req.saw
to point half-way around from the initial sub_list_ptr->strm_nuf_ptr
to allow for lag/lead.
*/
/* Init. 0000:0010 for SDout
0060:0010 for SDout2
0080:0010 for SDout3
hi: Base IO address of FIFO to which
the left-channel samples are to
be written.
lo: Displacement for the base IO
address for left-channel to obtain
the base IO address for the FIFO
to which the right-channel samples
are to be written.
*/
___DSP_DUAL_16BIT_ALLOC(
rightChanINdisp,
left_chan_base_IN_addr
)
/* Init. ?:fffc
lo: Negative shift count to shift the
32-bit input dword to obtain the
16-bit sample msb-aligned (count
is negative to shift left)
*/
___DSP_DUAL_16BIT_ALLOC(
scaleShiftCount,
reserver1
)
u32 reserved2;
} codec_input_scb_t;
typedef struct _pcm_serial_input_scb_t {
/* First 13 dwords from generic_scb_t */
basic_dma_req_t basic_req; /* Optional */
scatter_gather_ext_t sg_ext; /* Optional */
___DSP_DUAL_16BIT_ALLOC(
next_scb, /* REQUIRED */
sub_list_ptr /* REQUIRED */
)
___DSP_DUAL_16BIT_ALLOC(
entry_point, /* REQUIRED */
this_spb /* REQUIRED */
)
u32 strm_buf_ptr; /* REQUIRED */
u32 strm_rs_config; /* REQUIRED */
/* Init. Ptr to CODEC input SCB
hi: Pointer to the SCB containing the
input buffer to which CODEC input
samples are written
lo: Flag indicating the link to the CODEC
input task is to be initialized
*/
___DSP_DUAL_16BIT_ALLOC(
init_codec_input_link,
codec_input_buf_scb
)
/* Initialized by the host (host updates target volumes) */
volume_control_t psi_vol_ctrl;
} pcm_serial_input_scb_t;
typedef struct _src_task_scb_t {
___DSP_DUAL_16BIT_ALLOC(
frames_left_in_gof,
gofs_left_in_sec
)
___DSP_DUAL_16BIT_ALLOC(
const2_thirds,
num_extra_tnput_samples
)
___DSP_DUAL_16BIT_ALLOC(
cor_per_gof,
correction_per_sec
)
___DSP_DUAL_16BIT_ALLOC(
output_buf_producer_ptr,
junk_DMA_MID
)
___DSP_DUAL_16BIT_ALLOC(
gof_length,
gofs_per_sec
)
u32 input_buf_strm_config;
___DSP_DUAL_16BIT_ALLOC(
reserved_for_SRC_use,
input_buf_consumer_ptr
)
u32 accum_phi;
___DSP_DUAL_16BIT_ALLOC(
exp_src_vol_change_rate,
input_buf_producer_ptr
)
___DSP_DUAL_16BIT_ALLOC(
src_next_scb,
src_sub_list_ptr
)
___DSP_DUAL_16BIT_ALLOC(
src_entry_point,
src_this_sbp
)
u32 src_strm_rs_config;
u32 src_strm_buf_ptr;
u32 phiIncr6int_26frac;
volume_control_t src_vol_ctrl;
} src_task_scb_t;
typedef struct _decimate_by_pow2_scb_t {
/* decimationFactor = 2, 4, or 8 (larger factors waste too much memory
when compared to cascading decimators)
*/
___DSP_DUAL_16BIT_ALLOC(
dec2_coef_base_ptr,
dec2_coef_increment
)
/* coefIncrement = 128 / decimationFactor (for our ROM filter)
coefBasePtr = 0x8000 (for our ROM filter)
*/
___DSP_DUAL_16BIT_ALLOC(
dec2_in_samples_per_out_triplet,
dec2_extra_in_samples
)
/* extraInSamples: # of accumulated, unused input samples (init. to 0)
inSamplesPerOutTriplet = 3 * decimationFactor
*/
___DSP_DUAL_16BIT_ALLOC(
dec2_const2_thirds,
dec2_half_num_taps_mp5
)
/* halfNumTapsM5: (1/2 number of taps in decimation filter) minus 5
const2thirds: constant 2/3 in 16Q0 format (sign.15)
*/
___DSP_DUAL_16BIT_ALLOC(
dec2_output_buf_producer_ptr,
dec2_junkdma_mid
)
u32 dec2_reserved2;
u32 dec2_input_nuf_strm_config;
/* inputBufStrmConfig: rsConfig for the input buffer to the decimator
(buffer size = decimationFactor * 32 dwords)
*/
___DSP_DUAL_16BIT_ALLOC(
dec2_phi_incr,
dec2_input_buf_consumer_ptr
)
/* inputBufConsumerPtr: Input buffer read pointer (into SRC filter)
phiIncr = decimationFactor * 4
*/
u32 dec2_reserved3;
___DSP_DUAL_16BIT_ALLOC(
dec2_exp_vol_change_rate,
dec2_input_buf_producer_ptr
)
/* inputBufProducerPtr: Input buffer write pointer
expVolChangeRate: Exponential volume change rate for possible
future mixer on input streams
*/
___DSP_DUAL_16BIT_ALLOC(
dec2_next_scb,
dec2_sub_list_ptr
)
___DSP_DUAL_16BIT_ALLOC(
dec2_entry_point,
dec2_this_spb
)
u32 dec2_strm_rs_config;
u32 dec2_strm_buf_ptr;
u32 dec2_reserved4;
volume_control_t dec2_vol_ctrl; /* Not used! */
} decimate_by_pow2_scb_t;
typedef struct _vari_decimate_scb_t {
___DSP_DUAL_16BIT_ALLOC(
vdec_frames_left_in_gof,
vdec_gofs_left_in_sec
)
___DSP_DUAL_16BIT_ALLOC(
vdec_const2_thirds,
vdec_extra_in_samples
)
/* extraInSamples: # of accumulated, unused input samples (init. to 0)
const2thirds: constant 2/3 in 16Q0 format (sign.15) */
___DSP_DUAL_16BIT_ALLOC(
vdec_cor_per_gof,
vdec_correction_per_sec
)
___DSP_DUAL_16BIT_ALLOC(
vdec_output_buf_producer_ptr,
vdec_input_buf_consumer_ptr
)
/* inputBufConsumerPtr: Input buffer read pointer (into SRC filter) */
___DSP_DUAL_16BIT_ALLOC(
vdec_gof_length,
vdec_gofs_per_sec
)
u32 vdec_input_buf_strm_config;
/* inputBufStrmConfig: rsConfig for the input buffer to the decimator
(buffer size = 64 dwords) */
u32 vdec_coef_increment;
/* coefIncrement = - 128.0 / decimationFactor (as a 32Q15 number) */
u32 vdec_accumphi;
/* accumPhi: accumulated fractional phase increment (6.26) */
___DSP_DUAL_16BIT_ALLOC(
vdec_exp_vol_change_rate,
vdec_input_buf_producer_ptr
)
/* inputBufProducerPtr: Input buffer write pointer
expVolChangeRate: Exponential volume change rate for possible
future mixer on input streams */
___DSP_DUAL_16BIT_ALLOC(
vdec_next_scb,
vdec_sub_list_ptr
)
___DSP_DUAL_16BIT_ALLOC(
vdec_entry_point,
vdec_this_spb
)
u32 vdec_strm_rs_config;
u32 vdec_strm_buf_ptr;
u32 vdec_phi_incr_6int_26frac;
volume_control_t vdec_vol_ctrl;
} vari_decimate_scb_t;
/* SCB for MIX_TO_OSTREAM algorithm family */
typedef struct _mix2_ostream_scb_t {
/* First 13 dwords from generic_scb_t */
basic_dma_req_t basic_req; /* Optional */
scatter_gather_ext_t sg_ext; /* Optional */
___DSP_DUAL_16BIT_ALLOC(
next_scb, /* REQUIRED */
sub_list_ptr /* REQUIRED */
)
___DSP_DUAL_16BIT_ALLOC(
entry_point, /* REQUIRED */
this_spb /* REQUIRED */
)
u32 strm_rs_config; /* REQUIRED */
u32 strm_buf_ptr; /* REQUIRED */
/* hi: Number of mixed-down input triplets
computed since start of group
lo: Number of frames remaining to be
processed in the current group of
frames
*/
___DSP_DUAL_16BIT_ALLOC(
frames_left_in_group,
accum_input_triplets
)
/* hi: Exponential volume change rate
for mixer on input streams
lo: Number of frames in the group
*/
___DSP_DUAL_16BIT_ALLOC(
frame_group_length,
exp_vol_change_rate
)
___DSP_DUAL_16BIT_ALLOC(
const_FFFF,
const_zero
)
} mix2_ostream_scb_t;
/* SCB for S16_MIX algorithm */
typedef struct _mix_only_scb_t {
/* First 13 dwords from generic_scb_t */
basic_dma_req_t basic_req; /* Optional */
scatter_gather_ext_t sg_ext; /* Optional */
___DSP_DUAL_16BIT_ALLOC(
next_scb, /* REQUIRED */
sub_list_ptr /* REQUIRED */
)
___DSP_DUAL_16BIT_ALLOC(
entry_point, /* REQUIRED */
this_spb /* REQUIRED */
)
u32 strm_rs_config; /* REQUIRED */
u32 strm_buf_ptr; /* REQUIRED */
u32 reserved;
volume_control_t vol_ctrl;
} mix_only_scb_t;
/* SCB for the async. CODEC input algorithm */
typedef struct _async_codec_input_scb_t {
u32 io_free2;
u32 io_current_total;
u32 io_previous_total;
u16 io_count;
u16 io_count_limit;
u16 o_fifo_base_addr;
u16 ost_mo_format;
/* 1 = stereo; 0 = mono
xxx for ASER 1 (not allowed); 118 for ASER2 */
u32 ostrm_rs_config;
u32 ostrm_buf_ptr;
___DSP_DUAL_16BIT_ALLOC(
io_sclks_per_lr_clk,
io_io_enable
)
u32 io_free4;
___DSP_DUAL_16BIT_ALLOC(
io_next_scb,
io_sub_list_ptr
)
___DSP_DUAL_16BIT_ALLOC(
io_entry_point,
io_this_spb
)
u32 istrm_rs_config;
u32 istrm_buf_ptr;
/* Init. 0000:8042: for ASER1
0000:8044: for ASER2 */
___DSP_DUAL_16BIT_ALLOC(
io_stat_reg_addr,
iofifo_pointer
)
/* Init 1 stero:100 ASER1
Init 0 mono:110 ASER2
*/
___DSP_DUAL_16BIT_ALLOC(
ififo_base_addr,
ist_mo_format
)
u32 i_free;
} async_codec_input_scb_t;
/* SCB for the SP/DIF CODEC input and output */
typedef struct _spdifiscb_t {
___DSP_DUAL_16BIT_ALLOC(
status_ptr,
status_start_ptr
)
u32 current_total;
u32 previous_total;
___DSP_DUAL_16BIT_ALLOC(
count,
count_limit
)
u32 status_data;
___DSP_DUAL_16BIT_ALLOC(
status,
free4
)
u32 free3;
___DSP_DUAL_16BIT_ALLOC(
free2,
bit_count
)
u32 temp_status;
___DSP_DUAL_16BIT_ALLOC(
next_SCB,
sub_list_ptr
)
___DSP_DUAL_16BIT_ALLOC(
entry_point,
this_spb
)
u32 strm_rs_config;
u32 strm_buf_ptr;
___DSP_DUAL_16BIT_ALLOC(
stat_reg_addr,
fifo_pointer
)
___DSP_DUAL_16BIT_ALLOC(
fifo_base_addr,
st_mo_format
)
u32 free1;
} spdifiscb_t;
/* SCB for the SP/DIF CODEC input and output */
typedef struct _spdifoscb_t {
u32 free2;
u32 free3[4];
/* Need to be here for compatibility with AsynchFGTxCode */
u32 strm_rs_config;
u32 strm_buf_ptr;
___DSP_DUAL_16BIT_ALLOC(
status,
free5
)
u32 free4;
___DSP_DUAL_16BIT_ALLOC(
next_scb,
sub_list_ptr
)
___DSP_DUAL_16BIT_ALLOC(
entry_point,
this_spb
)
u32 free6[2];
___DSP_DUAL_16BIT_ALLOC(
stat_reg_addr,
fifo_pointer
)
___DSP_DUAL_16BIT_ALLOC(
fifo_base_addr,
st_mo_format
)
u32 free1;
} spdifoscb_t;
typedef struct _asynch_fg_rx_scb_t {
___DSP_DUAL_16BIT_ALLOC(
bot_buf_mask,
buf_Mask
)
___DSP_DUAL_16BIT_ALLOC(
max,
min
)
___DSP_DUAL_16BIT_ALLOC(
old_producer_pointer,
hfg_scb_ptr
)
___DSP_DUAL_16BIT_ALLOC(
delta,
adjust_count
)
u32 unused2[5];
___DSP_DUAL_16BIT_ALLOC(
sibling_ptr,
child_ptr
)
___DSP_DUAL_16BIT_ALLOC(
code_ptr,
this_ptr
)
u32 strm_rs_config;
u32 strm_buf_ptr;
u32 unused_phi_incr;
___DSP_DUAL_16BIT_ALLOC(
right_targ,
left_targ
)
___DSP_DUAL_16BIT_ALLOC(
right_vol,
left_vol
)
} asynch_fg_rx_scb_t;
typedef struct _asynch_fg_tx_scb_t {
___DSP_DUAL_16BIT_ALLOC(
not_buf_mask,
buf_mask
)
___DSP_DUAL_16BIT_ALLOC(
max,
min
)
___DSP_DUAL_16BIT_ALLOC(
unused1,
hfg_scb_ptr
)
___DSP_DUAL_16BIT_ALLOC(
delta,
adjust_count
)
u32 accum_phi;
___DSP_DUAL_16BIT_ALLOC(
unused2,
const_one_third
)
u32 unused3[3];
___DSP_DUAL_16BIT_ALLOC(
sibling_ptr,
child_ptr
)
___DSP_DUAL_16BIT_ALLOC(
codePtr,
this_ptr
)
u32 strm_rs_config;
u32 strm_buf_ptr;
u32 phi_incr;
___DSP_DUAL_16BIT_ALLOC(
unused_right_targ,
unused_left_targ
)
___DSP_DUAL_16BIT_ALLOC(
unused_right_vol,
unused_left_vol
)
} asynch_fg_tx_scb_t;
typedef struct _output_snoop_scb_t {
/* First 13 dwords from generic_scb_t */
basic_dma_req_t basic_req; /* Optional */
scatter_gather_ext_t sg_ext; /* Optional */
___DSP_DUAL_16BIT_ALLOC(
next_scb, /* REQUIRED */
sub_list_ptr /* REQUIRED */
)
___DSP_DUAL_16BIT_ALLOC(
entry_point, /* REQUIRED */
this_spb /* REQUIRED */
)
u32 strm_rs_config; /* REQUIRED */
u32 strm_buf_ptr; /* REQUIRED */
___DSP_DUAL_16BIT_ALLOC(
init_snoop_input_link,
snoop_child_input_scb
)
u32 snoop_input_buf_ptr;
___DSP_DUAL_16BIT_ALLOC(
reserved,
input_scb
)
} output_snoop_scb_t;
typedef struct _spio_write_scb_t {
___DSP_DUAL_16BIT_ALLOC(
address1,
address2
)
u32 data1;
u32 data2;
___DSP_DUAL_16BIT_ALLOC(
address3,
address4
)
u32 data3;
u32 data4;
___DSP_DUAL_16BIT_ALLOC(
unused1,
data_ptr
)
u32 unused2[2];
___DSP_DUAL_16BIT_ALLOC(
sibling_ptr,
child_ptr
)
___DSP_DUAL_16BIT_ALLOC(
entry_point,
this_ptr
)
u32 unused3[5];
} spio_write_scb_t;
typedef struct _magic_snoop_task_t {
u32 i0;
u32 i1;
u32 strm_buf_ptr1;
u16 i2;
u16 snoop_scb;
u32 i3;
u32 i4;
u32 i5;
u32 i6;
u32 i7;
___DSP_DUAL_16BIT_ALLOC(
next_scb,
sub_list_ptr
)
___DSP_DUAL_16BIT_ALLOC(
entry_point,
this_ptr
)
u32 strm_buf_config;
u32 strm_buf_ptr2;
u32 i8;
volume_control_t vdec_vol_ctrl;
} magic_snoop_task_t;
typedef struct _filter_scb_t {
___DSP_DUAL_16BIT_ALLOC(
a0_right, /* 0x00 */
a0_left
)
___DSP_DUAL_16BIT_ALLOC(
a1_right, /* 0x01 */
a1_left
)
___DSP_DUAL_16BIT_ALLOC(
a2_right, /* 0x02 */
a2_left
)
___DSP_DUAL_16BIT_ALLOC(
output_buf_ptr, /* 0x03 */
init
)
___DSP_DUAL_16BIT_ALLOC(
filter_unused3, /* 0x04 */
filter_unused2
)
u32 prev_sample_output1; /* 0x05 */
u32 prev_sample_output2; /* 0x06 */
u32 prev_sample_input1; /* 0x07 */
u32 prev_sample_input2; /* 0x08 */
___DSP_DUAL_16BIT_ALLOC(
next_scb_ptr, /* 0x09 */
sub_list_ptr
)
___DSP_DUAL_16BIT_ALLOC(
entry_point, /* 0x0A */
spb_ptr
)
u32 strm_rs_config; /* 0x0B */
u32 strm_buf_ptr; /* 0x0C */
___DSP_DUAL_16BIT_ALLOC(
b0_right, /* 0x0D */
b0_left
)
___DSP_DUAL_16BIT_ALLOC(
b1_right, /* 0x0E */
b1_left
)
___DSP_DUAL_16BIT_ALLOC(
b2_right, /* 0x0F */
b2_left
)
} filter_scb_t;
#endif /* __DSP_SCB_TYPES_H__ */
|